• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    DUAL PROCESSORS multiple cores and auto interactive routing

    Category: Allegro X PCB Editor

    By Nayyier Kazi

    •

    updated over 1 year ago by techiecs

    1 replies • 5158 views
  • Discussion

    how to stop virtuoso opening the schematic cellview when I open the layout view?

    Category: Custom IC Design

    By BS202407197848

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 5718 views
  • Discussion

    Virtuoso AMS Simulation Error

    Category: Custom IC SKILL

    By SQ202407156826

    •

    updated over 1 year ago by SQ202407156826

    2 replies • 6031 views
  • Suggested Answer

    How to execute APD+ embedded function in my form?

    Category: Allegro X APD

    By JayJung

    •

    updated over 1 year ago by mahimag

    1 replies • 6267 views
  • Discussion

    [liberate] FAILED TO GET MOS MODEL FOR 'XMP32_0'!

    Category: Custom IC Design

    By sherryshe

    •

    updated over 1 year ago by Guangjun Cao

    3 replies • 1451 views
  • Discussion

    Tooling holes versus Fiducials - Do I need both?

    Category: Allegro X PCB Editor

    By John T

    •

    updated over 1 year ago by jc teyssier

    12 replies • 13119 views
  • Discussion

    top level parameter transfer to lower level verilog-A block

    Category: Custom IC Design

    By MikeA

    •

    started over 1 year ago

    0 replies • 4987 views
  • Discussion

    How to write an equation to measure pk-to-pk jitter from eye diagrams

    Category: Custom IC Design

    By paramx

    •

    updated over 1 year ago by paramx

    4 replies • 6782 views
  • Discussion

    Issue with Spectre reliability analysis (negative aging)

    Category: Custom IC Design

    By Amel

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 5254 views
  • Discussion

    [CDF][Parsing error regarding CDF parameter in AMS]

    Category: Mixed-Signal Design

    By IssacW

    •

    updated over 1 year ago by IssacW

    11 replies • 7455 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information