• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 80 Points
    • 2
      DavidJHutchins
      DavidJHutchins 70 Points
    • 3
      AM202508216721
      AM202508216721 50 Points
    • 3
      AG202508246034
      AG202508246034 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,559 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,176 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Clock gating cells constraints

    Category: Logic Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13720 views
  • Discussion

    Is it a bug in 15.5?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12635 views
  • Discussion

    neocell

    Category: Custom IC Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13529 views
  • Discussion

    Using GTE in PAS 3.1 for generating PDKs?

    Category: Custom IC Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 14045 views
  • Discussion

    Poor SystemVerilog Support in NC?

    Category: Functional Verification

    By archive archive

    •

    updated over 18 years ago by archive

    7 replies • 16163 views
  • Discussion

    ncsim out-of-memory when enabling code coverage

    Category: Functional Verification

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 15950 views
  • Discussion

    Is it a bug in 15.5?

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12128 views
  • Discussion

    Checks In DFM

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13315 views
  • Discussion

    ConceptHDL Library - Open up cell by PART_NUMBER defined in part table

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 811 views
  • Discussion

    Using antipads with DRC on planes

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13629 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information