• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to plot all corners using ocean xl?

    Category: Custom IC SKILL

    By Reinice

    •

    updated over 13 years ago by Reinice

    2 replies • 14724 views
  • Discussion

    how to rotate group of placement with out affect the placement ??

    Category: PCB Design

    By kabalee

    •

    updated over 13 years ago by uamcap27

    2 replies • 13987 views
  • Discussion

    Reverse Netlist creation question

    Category: Custom IC Design

    By srftech

    •

    started over 13 years ago

    0 replies • 14072 views
  • Discussion

    Cannot load layers in layout

    Category: Custom IC Design

    By Kabal

    •

    updated over 13 years ago by Kabal

    6 replies • 22961 views
  • Discussion

    How to apply Dynamic Load and Reseed Methodology into UVM

    Category: Functional Verification

    By clacasse

    •

    started over 13 years ago

    0 replies • 13674 views
  • Discussion

    "freeing" nets in 6.1.x VXL

    Category: Custom IC Design

    By linbo

    •

    updated over 13 years ago by Alex Soyer

    12 replies • 5817 views
  • Discussion

    rise time and fall time

    Category: Custom IC Design

    By PSASWALE

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 16060 views
  • Discussion

    Should I bother about the PLL delay?

    Category: Logic Design

    By gops

    •

    updated over 13 years ago by grasshopper

    2 replies • 14684 views
  • Discussion

    Re: How to Simulate 64-bit VHDL Code in Cadence?

    Category: Functional Verification

    By grasshopper

    •

    started over 13 years ago

    0 replies • 13359 views
  • Discussion

    RTL Compiler tutorial

    Category: Logic Design

    By ubbala

    •

    updated over 13 years ago by grasshopper

    1 replies • 14189 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information