• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 95 Points
    • 2
      Aurel B
      Aurel B 69 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 4
      oldmouldy
      oldmouldy 55 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,271 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Minimum apect ratio for fabrication

    Category: PCB Design

    By KASGD

    •

    updated over 13 years ago by padmaster

    2 replies • 13589 views
  • Discussion

    Symbolics and Translation to IC61

    Category: Custom IC Design

    By armthy

    •

    updated over 13 years ago by Andrew Beckett

    4 replies • 15015 views
  • Discussion

    references about CDL OUT in command line

    Category: Custom IC SKILL

    By nidon

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 14181 views
  • Discussion

    What happened to diff pair gathering in 16.5?

    Category: PCB Design

    By padmaster

    •

    updated over 13 years ago by padmaster

    5 replies • 13686 views
  • Discussion

    How to put Region/Fence out of core boundary?

    Category: Digital Implementation

    By archive

    •

    updated over 13 years ago by Diegofer

    3 replies • 3685 views
  • Discussion

    CDC Functional Checks taking too much time.

    Category: Logic Design

    By arunvaidya

    •

    updated over 13 years ago by arunvaidya

    3 replies • 14988 views
  • Discussion

    Shift register random initialization - how to proceed ?

    Category: Custom IC Design

    By Pavel47

    •

    updated over 13 years ago by Pavel47

    5 replies • 3202 views
  • Discussion

    How to get instance name in symbol

    Category: Custom IC SKILL

    By Sarvani

    •

    updated over 13 years ago by Sarvani

    5 replies • 18372 views
  • Discussion

    ALLEGRO PCB SI Tutorials

    Category: PCB Design

    By Avinash Reddy

    •

    updated over 13 years ago by sriman123

    3 replies • 15195 views
  • Discussion

    Layout display screen resolution!!

    Category: Custom IC SKILL

    By bharath006

    •

    updated over 13 years ago by bharath006

    2 replies • 17939 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information