• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Incorrect plane GND with via not isolated

    Category: Allegro X PCB Editor

    By Singe

    •

    updated over 2 years ago by VVRD

    1 replies • 5661 views
  • Discussion

    Format/Syntax for Writing Aged Model Files for Reliability Simulations

    Category: Custom IC Design

    By rahulsingh

    •

    updated over 2 years ago by rahulsingh

    6 replies • 3195 views
  • Discussion

    How to make scaled prints of a layout

    Category: AWR Design Environment

    By SimTech

    •

    started over 2 years ago

    0 replies • 3742 views
  • Discussion

    [Solved] Cannot Direct Plot PAC Current (Even though it is saved in outputs!)

    Category: Custom IC Design

    By MahdiMohammadi

    •

    updated over 2 years ago by MahdiMohammadi

    2 replies • 6659 views
  • Discussion

    How to pop-up Log file of ADEXL/ADE Explorer once simulation

    Category: Custom IC Design

    By Binhngo1210

    •

    updated over 2 years ago by Binhngo1210

    3 replies • 2901 views
  • Discussion

    Scale problem when streaming out GDSII from innovus and then stream into virtuoso

    Category: Digital Implementation

    By zyyt

    •

    started over 2 years ago

    0 replies • 5860 views
  • Discussion

    EMX ".proc" file for GPDK180 process

    Category: RF Design

    By AntonB

    •

    updated over 2 years ago by AntonB

    2 replies • 4188 views
  • Discussion

    using different specs for Fresh and playback at the verifier

    Category: Custom IC Design

    By analog2

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 5664 views
  • Discussion

    How to view the output noise curve generated by a certain device or subcircuit in noise simulation?

    Category: Custom IC Design

    By zuiying

    •

    updated over 2 years ago by Andrew Beckett

    4 replies • 7030 views
  • Discussion

    What is the cdn file in the skill file?

    Category: Custom IC SKILL

    By taeseung

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 5575 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information