• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 131 Points
    • 2
      DavidJHutchins
      DavidJHutchins 125 Points
    • 3
      steve
      steve 70 Points
    • 4
      masamasa
      masamasa 53 Points
    • 5
      Aurel B
      Aurel B 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,535 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Exporting GDS with groups intact layout

    Category: Custom IC Design

    By gkasap92 gkasap92

    •

    updated 11 months ago by Andrew Beckett

    1 replies • 2621 views
  • Discussion

    After creating a pcell, the device size cannot be changed

    Category: Custom IC SKILL

    By DS202409251254 DS202409251254

    •

    updated 11 months ago by Andrew Beckett

    6 replies • 3799 views
  • Discussion

    Regarding Code to Generate Analog Matching Set Pattern

    Category: Custom IC Design

    By NG202409204827 NG202409204827

    •

    updated 11 months ago by Andrew Beckett

    3 replies • 2827 views
  • Suggested Answer

    Allegro. create Asymmetrical KEEPOUT area around CONNECTOR in Constraint MANAGER

    Category: Allegro X PCB Editor

    By grax grax

    •

    updated 11 months ago by grax

    3 replies • 3220 views
  • Discussion

    How to get names of all variables and values

    Category: Custom IC SKILL

    By Purbayan Purbayan

    •

    started 11 months ago

    0 replies • 2382 views
  • Discussion

    Multi Dimensional Generated Plot During Monte Carlo Analysis with Parametric Sweep

    Category: Custom IC SKILL

    By mnmz mnmz

    •

    updated 11 months ago by mnmz

    4 replies • 3163 views
  • Discussion

    xcelium - CSI: *F,INTERR: INTERNAL EXCEPTION

    Category: Functional Verification

    By AB_1716112859938 AB_1716112859938

    •

    updated 11 months ago by StephenH

    1 replies • 2565 views
  • Discussion

    Collecting Coverage using Vmanager

    Category: Functional Verification

    By MT202409027637 MT202409027637

    •

    updated 11 months ago by StephenH

    1 replies • 3451 views
  • Discussion

    Auto-Coloring Waves in Simvision?

    Category: Functional Verification

    By snitkau snitkau

    •

    updated 11 months ago by StephenH

    1 replies • 3386 views
  • Discussion

    Using vManager to identify line coverage from a specific test

    Category: Functional Verification

    By scottbadi scottbadi

    •

    updated 11 months ago by StephenH

    1 replies • 3108 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information