• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 110 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      OO202504185631
      OO202504185631 50 Points
    • 3
      AM202508216721
      AM202508216721 50 Points
    • 3
      AG202508246034
      AG202508246034 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    converting pins to vias

    Category: Allegro X PCB Editor

    By masamasa masamasa

    •

    updated 10 months ago by Hoangkhoipcb

    5 replies • 3189 views
  • Discussion

    Skill script to write the name and direction of pins from a symbol veiw- pin name for bus are not printing

    Category: Custom IC SKILL

    By Nisanth SS Nisanth SS

    •

    updated 11 months ago by Nisanth SS

    4 replies • 1157 views
  • Discussion

    Xcelium: dump coverage information in the middle of a simulation

    Category: Functional Verification

    By HS20240724985 HS20240724985

    •

    updated 11 months ago by HS20240724985

    7 replies • 7368 views
  • Not Answered

    DRC from TCL

    Category: Allegro X Scripting - TCL

    By ggeorgg ggeorgg

    •

    updated 11 months ago by RD20241009394

    7 replies • 5462 views
  • Answered

    How to make Net Alias sort in schematic order instead of Ascending/descending inside Property Editor (disable automatic sort)?

    Category: Allegro X Capture CIS

    By waldo15b waldo15b

    •

    updated 11 months ago by JS202410091357

    7 replies • 2681 views
  • Discussion

    Issues with Calculator

    Category: Custom IC SKILL

    By spatz spatz

    •

    updated 11 months ago by spatz

    2 replies • 2707 views
  • Discussion

    Maestro : Config sweep in nested configuration

    Category: Custom IC SKILL

    By Shankar PA Shankar PA

    •

    updated 11 months ago by Alonso Schmidt

    1 replies • 2868 views
  • Discussion

    Quantus Coupled vs Decoupled Parasitic Extraction Results

    Category: Custom IC Design

    By Aida Aida

    •

    updated 11 months ago by Aida

    2 replies • 3270 views
  • Discussion

    P-Cell parameter callback error with layout

    Category: Custom IC SKILL

    By yuushabio yuushabio

    •

    updated 11 months ago by yuushabio

    2 replies • 2701 views
  • Discussion

    Does anyone know where I can find info on the TSMC18rf (180nm) PDK?

    Category: Custom IC Design

    By TheCoffeeLovingStudent TheCoffeeLovingStudent

    •

    updated 11 months ago by TheCoffeeLovingStudent

    4 replies • 4382 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information