• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 70 Points
    • 3
      ST202606301857
      ST202606301857 50 Points
    • 4
      EnthuEDA
      EnthuEDA 41 Points
    • 5
      oAwad
      oAwad 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,889 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Import Netlist to OrCAD PCB Designer 17.2 gives error but no description of Error

    Category: PCB Design

    By ajeya

    •

    updated over 8 years ago by oldmouldy

    1 replies • 16632 views
  • Discussion

    ncsim *N COVAUO message

    Category: Functional Verification

    By Jeff000

    •

    updated over 8 years ago by StephenH

    3 replies • 4589 views
  • Discussion

    Is it a must to declare with keyword 'virtual' when define a task in a child class with the same name as its parent?

    Category: Functional Verification

    By Jeff000

    •

    updated over 8 years ago by Jeff000

    2 replies • 1585 views
  • Discussion

    Schematic CDF SKILL code location in PDK.

    Category: Custom IC SKILL

    By Marben

    •

    updated over 8 years ago by Marben

    2 replies • 15762 views
  • Discussion

    Capture Netlist Error

    Category: PCB Design

    By LALITH

    •

    updated over 8 years ago by ajeya

    2 replies • 23621 views
  • Discussion

    Compare to different netlist

    Category: Allegro X PCB Editor

    By Laiedz

    •

    updated over 8 years ago by eDave

    1 replies • 14565 views
  • Discussion

    How could we read layout.oa file

    Category: Custom IC SKILL

    By conrel

    •

    updated over 8 years ago by skillUser

    1 replies • 20283 views
  • Discussion

    overwrite the PR Boundaries

    Category: Custom IC SKILL

    By conrel

    •

    updated over 8 years ago by skillUser

    1 replies • 18955 views
  • Discussion

    plotting voltages waveform from ADE-XL by skill

    Category: Custom IC SKILL

    By mlea

    •

    updated over 8 years ago by mlea

    4 replies • 16712 views
  • Discussion

    Has the "capture image" command been removed from v17.x Allegro?

    Category: PCB Design

    By DavidJHutchins

    •

    updated over 8 years ago by craigl

    1 replies • 901 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information