• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 131 Points
    • 2
      DavidJHutchins
      DavidJHutchins 125 Points
    • 3
      steve
      steve 70 Points
    • 4
      masamasa
      masamasa 53 Points
    • 5
      Aurel B
      Aurel B 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,535 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    dbid's go stale on Allegro redraw

    Category: Allegro X PCB Editor

    By LSIpkgCad LSIpkgCad

    •

    updated over 15 years ago by LSIpkgCad

    1 replies • 692 views
  • Discussion

    Same Text on Multiple layers

    Category: PCB Design

    By surfnjer surfnjer

    •

    updated over 15 years ago by Khurana

    1 replies • 12480 views
  • Discussion

    synthesis

    Category: Functional Verification

    By hardware hardware

    •

    started over 15 years ago

    0 replies • 12349 views
  • Discussion

    Wait for a specific delay

    Category: Functional Verification

    By SpecMAN INFANT SpecMAN INFANT

    •

    updated over 15 years ago by StephenH

    2 replies • 15355 views
  • Discussion

    Verilog Netlist to VHDL Netlist?

    Category: Logic Design

    By Scrivner Scrivner

    •

    updated over 15 years ago by TAM1

    1 replies • 13729 views
  • Discussion

    skill code to refresh symbol in Allegro?

    Category: Allegro X PCB Editor

    By wingra wingra

    •

    updated over 15 years ago by wingra

    2 replies • 13352 views
  • Discussion

    about mechanism of CTS ??

    Category: Digital Implementation

    By icmaple icmaple

    •

    updated over 15 years ago by BobD

    1 replies • 12790 views
  • Discussion

    cONVERT SCHEMATIC FROM ORCAD CIS TO HDL(CONCEPT)?

    Category: PCB Design

    By ELEKVN ELEKVN

    •

    updated over 15 years ago by Jerry GenPart

    2 replies • 963 views
  • Discussion

    Can we export libraly concept from schematic .cpm?

    Category: PCB Design

    By ELEKVN ELEKVN

    •

    updated over 15 years ago by ELEKVN

    5 replies • 14187 views
  • Discussion

    Setting Dynamic Shape Parameters

    Category: PCB Design

    By ebstorrance ebstorrance

    •

    updated over 15 years ago by Khurana

    1 replies • 13106 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information