• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      HASAN2024
      HASAN2024 55 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 4
      Don2009
      Don2009 45 Points
    • 5
      Aurel B
      Aurel B 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,709 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    How to export the 3D model / Step file for individual footprints from the PCB Board

    Category: OrCAD X Presto PCB

    By RohitRohan

    •

    updated 10 months ago by RohitRohan

    2 replies • 1457 views
  • Suggested Answer

    How to change the Font of the Reference Designator in the PCB Layout

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated 10 months ago by RohitRohan

    3 replies • 2932 views
  • Discussion

    Stabindex and S1/S2 in Sprobe Cadence

    Category: RF Design

    By YufeiLiu

    •

    updated 10 months ago by Frank Wiedmann

    3 replies • 3695 views
  • Discussion

    Skill code to assign Connectivity information to path in virtuoso layout editor

    Category: Custom IC SKILL

    By Nisanth SS

    •

    updated 10 months ago by mbracht

    3 replies • 3287 views
  • Not Answered

    Issues with Convergence of APLAC Harmonic Balance Simulation

    Category: AWR Design Environment

    By HF20240912726

    •

    updated 10 months ago by OscPn

    1 replies • 1490 views
  • Suggested Answer

    How to split the etch plane with same net name

    Category: OrCAD X Presto PCB

    By RohitRohan

    •

    updated 10 months ago by RohitRohan

    2 replies • 1376 views
  • Discussion

    back annotating bussed terminal DC voltages with cdsterm in Symbol

    Category: Custom IC Design

    By ebecheto

    •

    updated 10 months ago by ebecheto

    4 replies • 2885 views
  • Answered

    Cline connecting to corner of Pad not center

    Category: Allegro X PCB Editor

    By BrCoRo

    •

    updated 10 months ago by AL202512303326

    9 replies • 9019 views
  • Discussion

    Unable to run PVS Quantus extraction in cds_ff_mpt (finfet 18nm)

    Category: Custom IC Design

    By nikhil2798gp

    •

    updated 10 months ago by Ganesh

    6 replies • 3425 views
  • Answered

    Modify mechanical symbol dimensions

    Category: OrCAD X Presto PCB

    By VG202410142615

    •

    updated 10 months ago by VG202410142615

    2 replies • 1686 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information