• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      avant
      avant 45 Points
    • 4
      steve
      steve 40 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,820 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    issue while placing heterogenous part

    Category: Allegro X Capture CIS

    By Shashank

    •

    updated 1 month ago by Shashank

    2 replies • 351 views
  • Discussion

    Standard Deviation Summary in Monte Carlo Simulations Across Multiple Corners

    Category: Custom IC Design

    By alho1

    •

    updated 1 month ago by Andrew Beckett

    8 replies • 2734 views
  • Answered

    How to install Allegro Free Physical Viewer 16.6?

    Category: Allegro X PCB Editor

    By LG202504278414

    •

    updated 1 month ago by JS202604125038

    17 replies • 13599 views
  • Discussion

    Assura LVS issue

    Category: Custom IC Design

    By TU20260412165

    •

    started 1 month ago

    0 replies • 428 views
  • Answered

    DB Doctor download?

    Category: Allegro X PCB Editor

    By GuidoU

    •

    updated 1 month ago by CT20260410501

    33 replies • 47158 views
  • Discussion

    Liberate : error about "tcl command set" in lvf characterization

    Category: Custom IC Design

    By WZ202603266450

    •

    updated 1 month ago by Guangjun Cao

    1 replies • 383 views
  • Discussion

    Simulating SAR ADC CDAC (floating nodes)

    Category: Custom IC Design

    By MC202604093258

    •

    started 1 month ago

    0 replies • 607 views
  • Discussion

    LVS rule deck writing - "Mismatched Instance Parameters" (PVS - pvrf)

    Category: Custom IC Design

    By thiruvenkata

    •

    started 1 month ago

    0 replies • 332 views
  • Suggested Answer

    Unable to generate ODB++ for a particular board

    Category: Allegro X PCB Editor

    By Shashank

    •

    updated 1 month ago by JCTEYSSIER0

    5 replies • 1475 views
  • Not Answered

    AllegroX 25.1 get the Custom varables variant specific Values in PCB Editor

    Category: Allegro X PCB Editor

    By MZ20250602835

    •

    updated 1 month ago by MZ20250602835

    4 replies • 1172 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information