• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 100 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,760 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Virtuoso Schematic shows graphically different values than query

    Category: Custom IC Design

    By WRM

    •

    updated over 1 year ago by WRM

    2 replies • 3249 views
  • Suggested Answer

    Db with capture

    Category: Allegro X Capture CIS

    By edahub

    •

    updated over 1 year ago by Jeet

    1 replies • 903 views
  • Answered

    How to add alternative schematic symbols in the CIS database

    Category: Allegro X Capture CIS

    By RohitRohan

    •

    updated over 1 year ago by edahub

    3 replies • 1902 views
  • Discussion

    Using ChipWare (CW) Components in Quartus FPGA Builds?

    Category: Logic Design

    By SL202501311657

    •

    started over 1 year ago

    0 replies • 3834 views
  • Discussion

    spiceIn using tsg files for symbol creation

    Category: Custom IC SKILL

    By JustinSilver

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 2958 views
  • Discussion

    "Impact of Using Polygon Function Instead of Rectangle Function in Cadence PCELL"

    Category: Custom IC SKILL

    By thiruvenkata

    •

    updated over 1 year ago by Andrew Beckett

    4 replies • 1327 views
  • Discussion

    how to merge a list of pins back into bus<0:7> data<8:15>

    Category: Custom IC SKILL

    By ebecheto

    •

    updated over 1 year ago by Andrew Beckett

    2 replies • 971 views
  • Not Answered

    The Host ID/Reference key you entered was not found in our system.

    Category: General OnCloud Platform

    By ForrestGump

    •

    started over 1 year ago

    0 replies • 1248 views
  • Discussion

    Thermal Warpage Simulation in Celsius

    Category: Celsius Thermal Solver

    By SimTech

    •

    started over 1 year ago

    0 replies • 1419 views
  • Suggested Answer

    Disable automatic screenshot Orcad Capture

    Category: Allegro X Capture CIS

    By JE202501238816

    •

    updated over 1 year ago by edahub

    6 replies • 2781 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information