• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      Elecguy
      Elecguy 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,734 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What is the difference between the $PATH variables?

    Category: Custom IC Design

    By AndreyVolk

    •

    updated over 7 years ago by AndreyVolk

    2 replies • 6934 views
  • Discussion

    PCB Layout and Schematic capture suite availability for Linux environment

    Category: PCB Design

    By jayaura

    •

    updated over 7 years ago by jayaura

    6 replies • 16747 views
  • Discussion

    Macro Placement Issue with Custom LEF file

    Category: Digital Implementation

    By kevinSh

    •

    updated over 7 years ago by Kari

    1 replies • 15108 views
  • Discussion

    clock tree synthesis

    Category: Digital Implementation

    By oAwad

    •

    updated over 7 years ago by Kari

    3 replies • 15414 views
  • Discussion

    Inserting a PIN definition in the SPECIALNETS section instead of the PINS section

    Category: Digital Implementation

    By RubenReyes

    •

    updated over 7 years ago by Kari

    1 replies • 14385 views
  • Discussion

    Exclude one clock from clock tree synthesis

    Category: Digital Implementation

    By Clidre

    •

    updated over 7 years ago by Kari

    1 replies • 14670 views
  • Discussion

    SOC encounter: short drc error on a particular cell

    Category: Digital Implementation

    By Angela Wang

    •

    updated over 7 years ago by Kari

    1 replies • 14616 views
  • Discussion

    [Voltus] set_pg_library_mode command option -power_pins?

    Category: Digital Implementation

    By JonathanGu

    •

    updated over 7 years ago by Kari

    5 replies • 3543 views
  • Discussion

    Innovus Common UI

    Category: Digital Implementation

    By Yemelya

    •

    updated over 7 years ago by Kari

    1 replies • 15088 views
  • Discussion

    encounter SEGV internal error (with optDesign -postRoute)

    Category: Digital Implementation

    By MadapusiSriniv

    •

    updated over 7 years ago by Kari

    2 replies • 1744 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information