• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
    • 2
      oldmouldy
      oldmouldy 70 Points
    • 3
      MD202602226914
      MD202602226914 50 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 45 Points
    • 4
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,775 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Allegro16.2 issue?Softaware exit from working enviorment.

    Category: PCB Design

    By VPSingh

    •

    updated over 8 years ago by oldmouldy

    1 replies • 509 views
  • Discussion

    Running skill function before simulation to prevent its start

    Category: Custom IC SKILL

    By aakhavan

    •

    updated over 8 years ago by aakhavan

    3 replies • 16326 views
  • Discussion

    Passing different CDF parameters values to instance arrays

    Category: Custom IC Design

    By pacikk

    •

    updated over 8 years ago by pacikk

    2 replies • 15697 views
  • Discussion

    plot ASCII waves with VivaXL

    Category: Custom IC SKILL

    By Driss

    •

    updated over 8 years ago by Driss

    2 replies • 15064 views
  • Discussion

    How to get the file path of current running skill script

    Category: Custom IC SKILL

    By fatcat1206

    •

    updated over 8 years ago by alexstepanov75

    9 replies • 25376 views
  • Discussion

    $sscanf in verilog-A

    Category: Custom IC SKILL

    By AishwaryaP

    •

    started over 8 years ago

    0 replies • 17165 views
  • Discussion

    Once more question about StreamOut

    Category: Custom IC SKILL

    By MedAn

    •

    updated over 8 years ago by MedAn

    4 replies • 16690 views
  • Discussion

    Any way to format the print statement in spice?

    Category: Custom IC Design

    By RK56

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 17120 views
  • Discussion

    Help in HB Simulation in an autonomous circuit with driving signal input.

    Category: Custom IC Design

    By Abdhkamal

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 15174 views
  • Discussion

    Solved: binary counter in VerilogA with programmable stepsize

    Category: Custom IC Design

    By Clidre

    •

    updated over 8 years ago by vijaykpd

    4 replies • 27126 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information