• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      oldmouldy
      oldmouldy 65 Points
    • 1
      JCTEYSSIER0
      JCTEYSSIER0 65 Points
    • 3
      MD202602226914
      MD202602226914 50 Points
    • 4
      zpofrp
      zpofrp 45 Points
    • 5
      EG202602196052
      EG202602196052 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,775 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    library builder 17.2: how to bilid a NON-PLATED HOLE

    Category: PCB Design

    By ColinLiu

    •

    updated over 8 years ago by ColinLiu

    4 replies • 14463 views
  • Discussion

    Top and Bottom Layers Swapped to Padstack Definition

    Category: PCB Design

    By DesignEng25

    •

    updated over 8 years ago by steve

    1 replies • 14407 views
  • Discussion

    How to get the value of a string when using the string in a hierarchical path

    Category: Functional Verification

    By jaichandra

    •

    started over 8 years ago

    0 replies • 14574 views
  • Discussion

    Manufacturing option menu in OrCAD

    Category: PCB Design

    By MAAC

    •

    updated over 8 years ago by domsmac

    4 replies • 15747 views
  • Discussion

    Genus cannot find ICG cells, although lib file provides one

    Category: Digital Implementation

    By marten

    •

    started over 8 years ago

    0 replies • 15425 views
  • Discussion

    How to plot transistor's parameters evolution over time with transient simulation

    Category: Custom IC Design

    By Edouard R

    •

    updated over 8 years ago by Edouard R

    3 replies • 5978 views
  • Discussion

    PEX Compilation Error

    Category: Custom IC Design

    By mehdina94rm

    •

    updated over 8 years ago by marten

    2 replies • 16686 views
  • Discussion

    Edit Netlist

    Category: PCB Design

    By Filo88

    •

    updated over 8 years ago by Filo88

    2 replies • 14026 views
  • Discussion

    Drill file not lining up properly with gerbers

    Category: PCB Design

    By aricbeaver

    •

    updated over 8 years ago by aricbeaver

    2 replies • 14886 views
  • Discussion

    Replace Off-page connector names using wild card

    Category: PCB Design

    By Frozen001

    •

    updated over 8 years ago by steve

    1 replies • 13888 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information