• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      oldmouldy
      oldmouldy 90 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 60 Points
    • 3
      DavidJHutchins
      DavidJHutchins 55 Points
    • 4
      NJ202509235932
      NJ202509235932 50 Points
    • 5
      bdc66a938f164d
      bdc66a938f164d 49 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,186 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    LSF batch jobs are killed on closing ADEXL window

    Category: Mixed-Signal Design

    By Casp

    •

    updated over 8 years ago by Andrew Beckett

    7 replies • 17110 views
  • Discussion

    viewing spectre simulation results right from the start

    Category: Custom IC Design

    By memphis

    •

    updated over 8 years ago by memphis

    3 replies • 15254 views
  • Discussion

    Changing the I/O Type of a Pin in Layout View Using SKILL

    Category: Custom IC Design

    By canbaltaci

    •

    updated over 8 years ago by canbaltaci

    2 replies • 2450 views
  • Discussion

    Pass Parameter Value to Hierarchical Schematic Part

    Category: PCB Design

    By teevskis

    •

    updated over 8 years ago by oldmouldy

    5 replies • 15436 views
  • Discussion

    Performance difference between API (PLI/VPI/DPI), TCL, Verilog functions w.r.t. object browsing/read

    Category: Functional Verification

    By Sporadic Crash

    •

    started over 8 years ago

    0 replies • 3018 views
  • Discussion

    VPI: vpi_iterate does not access internal nets in SV code despite vpiNet

    Category: Functional Verification

    By Sporadic Crash

    •

    updated over 8 years ago by Tudor Timi

    3 replies • 15816 views
  • Discussion

    Using SKILL to auto-update VerilogA & Symbol views

    Category: Custom IC SKILL

    By AzarK

    •

    updated over 8 years ago by AzarK

    3 replies • 1836 views
  • Discussion

    Problem in simulating SPICE model in spectre

    Category: Custom IC Design

    By farhan89

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 16097 views
  • Discussion

    How to export GDS using terminal

    Category: Custom IC SKILL

    By Muralidhar

    •

    updated over 8 years ago by Andrew Beckett

    4 replies • 19554 views
  • Discussion

    How to link matlab and pspice??

    Category: PCB Design

    By imdc

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13071 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information