• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 65 Points
    • 2
      MD202602226914
      MD202602226914 50 Points
    • 3
      zpofrp
      zpofrp 45 Points
    • 4
      EG202602196052
      EG202602196052 35 Points
    • 4
      oldmouldy
      oldmouldy 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,779 Points
    • 2
      oldmouldy
      oldmouldy 13,775 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Function to detect if a given bBox is entirely covered by metal

    Category: Allegro X PCB Editor

    By Kodela

    •

    updated over 9 years ago by B Bruekers

    1 replies • 13441 views
  • Discussion

    Allegro Design Entry-DRC-Check Power Ground Mismatch Query

    Category: PCB Design

    By jkpbala

    •

    updated over 9 years ago by jkpbala

    2 replies • 18363 views
  • Discussion

    Setup RAVEL

    Category: RAVEL DRC Programming for IC Packaging and PCB

    By comet

    •

    updated over 9 years ago by comet

    5 replies • 27296 views
  • Discussion

    ADE XL without UI

    Category: Custom IC SKILL

    By Eugene201

    •

    updated over 9 years ago by Eugene201

    2 replies • 15907 views
  • Discussion

    Footprint Viewer not visible in 16.6

    Category: PCB Design

    By budnoelnew

    •

    updated over 9 years ago by bradOrcad

    7 replies • 19744 views
  • Discussion

    Problem with Hidden states in Verilog A while running PSS/PAC...

    Category: RF Design

    By JRAM

    •

    updated over 9 years ago by JRAM

    2 replies • 5532 views
  • Discussion

    How to write the same function in IC 5.1 which dbGetHierPathTransform in IC 6.1 ?

    Category: Custom IC SKILL

    By Charley Chen

    •

    updated over 9 years ago by Charley Chen

    4 replies • 14902 views
  • Discussion

    error in pspice simulation

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by imdc

    2 replies • 22355 views
  • Discussion

    Creating digital buses in ADE XL: awvCreateBus

    Category: Custom IC Design

    By PNadeau

    •

    updated over 9 years ago by prashantpd

    3 replies • 21450 views
  • Discussion

    Select cell view from lib manager

    Category: Custom IC SKILL

    By netbug

    •

    updated over 9 years ago by Andrew Beckett

    19 replies • 25554 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information