• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,645 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Find all the lock components in the schematic and unlock them

    Category: Allegro X Capture CIS

    By DW20241101210

    •

    updated over 1 year ago by DW20241101210

    2 replies • 2070 views
  • Discussion

    Quantus not running an returning error with no description

    Category: Custom IC Design

    By Awab

    •

    updated over 1 year ago by ConradJ

    1 replies • 4542 views
  • Discussion

    How to get maximum value of s11 Trace

    Category: Custom IC Design

    By NS202408066722

    •

    updated over 1 year ago by NS202408066722

    2 replies • 3355 views
  • Discussion

    How to edit a footprint in an existing design in OrCAD X Presto

    Category: OrCAD X Presto PCB

    By mahimag

    •

    updated over 1 year ago by mahimag

    2 replies • 1914 views
  • Not Answered

    Unlock all locked components in the schematic

    Category: Allegro X Capture CIS

    By DW20241101210

    •

    updated over 1 year ago by Jeet

    1 replies • 1768 views
  • Discussion

    Refer instances and vias to technology library during importing

    Category: Custom IC SKILL

    By MSP032

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3059 views
  • Discussion

    Author and library name in sheet border

    Category: Custom IC Design

    By DomiHammerfall

    •

    updated over 1 year ago by DomiHammerfall

    2 replies • 3857 views
  • Discussion

    can't resize window by mouse

    Category: Custom IC SKILL

    By analog2

    •

    started over 1 year ago

    0 replies • 418 views
  • Discussion

    Error using probe terminal for dspf stb analysis

    Category: Custom IC Design

    By unSkilled

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 4050 views
  • Discussion

    Change code in veriloga view from external program

    Category: Custom IC Design

    By mikewu999

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3206 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information