• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JM20241029170
      JM20241029170 69 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 65 Points
    • 3
      MD202602226914
      MD202602226914 50 Points
    • 4
      EG202602196052
      EG202602196052 35 Points
    • 5
      oldmouldy
      oldmouldy 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,784 Points
    • 2
      oldmouldy
      oldmouldy 13,780 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Capacitor model SystemVerilog

    Category: Functional Verification

    By NE555

    •

    updated over 9 years ago by ronvogelsong

    8 replies • 25454 views
  • Discussion

    Monte Carlo in ADE XL error

    Category: Custom IC Design

    By syen

    •

    updated over 9 years ago by Bsaoni

    5 replies • 17679 views
  • Discussion

    Monte Carlo simulation issues

    Category: Custom IC Design

    By saikatc

    •

    updated over 9 years ago by saikatc

    2 replies • 14920 views
  • Discussion

    Is that necessary to choose "save all" when creating a "savestate file", and re-start the simulation from it.

    Category: Custom IC Design

    By fatcat1206

    •

    updated over 9 years ago by Andrew Beckett

    3 replies • 1328 views
  • Discussion

    Failed to build VDB. Cannot submit DRC Run

    Category: Custom IC Design

    By V4vlsi

    •

    updated over 9 years ago by kapiljainwal

    4 replies • 24082 views
  • Discussion

    Schematic terminals location and position for automated routing.

    Category: Custom IC Design

    By KishanVNs

    •

    updated over 9 years ago by Andrew Beckett

    3 replies • 15897 views
  • Discussion

    monte carlo simulation problem in cadence adexl

    Category: RF Design

    By zashe

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 15687 views
  • Discussion

    slope in curve

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 24369 views
  • Discussion

    rpolyh error

    Category: Mixed-Signal Design

    By Charanraj Mohan

    •

    updated over 9 years ago by Andrew Beckett

    1 replies • 14388 views
  • Discussion

    Delete text using SKILL

    Category: Allegro X PCB Editor

    By Hassan122

    •

    updated over 9 years ago by Hassan122

    5 replies • 15374 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information