• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 51 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to make 'Master' schematic?

    Category: PCB Design

    By Beemis

    •

    updated over 10 years ago by wolfeman

    7 replies • 3103 views
  • Discussion

    DMS UVC Components

    Category: Functional Verification

    By andersonsv

    •

    updated over 10 years ago by andersonsv

    2 replies • 15347 views
  • Discussion

    e generation question

    Category: Functional Verification

    By myonlyscreen

    •

    updated over 10 years ago by hannes

    1 replies • 13890 views
  • Discussion

    Parameter Configuration-UVM help!!

    Category: Functional Verification

    By Nhatt

    •

    updated over 10 years ago by StephenH

    1 replies • 15322 views
  • Discussion

    cannot find urm_defines.svh

    Category: Functional Verification

    By rashmikant

    •

    updated over 10 years ago by StephenH

    8 replies • 19754 views
  • Discussion

    How to use cve_coverage_save_nc?

    Category: Functional Verification

    By ciroceissler

    •

    updated over 10 years ago by StephenH

    1 replies • 14765 views
  • Discussion

    Plot pdf with filled shape not horizontal hatched(lining in shape fill)

    Category: PCB Design

    By Vikas Dabas

    •

    updated over 10 years ago by Vikas Dabas

    3 replies • 2328 views
  • Discussion

    Regards installation of orcad software

    Category: PCB Design

    By VM24

    •

    started over 10 years ago

    0 replies • 13064 views
  • Discussion

    *Error* axlDBGetPad: argument #1 should be any user-defined (other) type (type template = "ogg") - nil

    Category: PCB Design

    By eoswald

    •

    updated over 10 years ago by steve

    3 replies • 2991 views
  • Discussion

    QRC Extraction issue for certain def file (7.7)

    Category: Digital Implementation

    By RogerNi

    •

    started over 10 years ago

    0 replies • 13636 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information