• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      ShawnLogan
      ShawnLogan 50 Points
    • 3
      MZ20250602835
      MZ20250602835 50 Points
    • 5
      Aurel B
      Aurel B 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How do DRC violations occur even if we give lef files as design rules?

    Category: Digital Implementation

    By biju4u90

    •

    updated over 10 years ago by fitz

    1 replies • 14411 views
  • Discussion

    How to get the total area/length of a path with marknet ?

    Category: Custom IC Design

    By gnamde

    •

    updated over 10 years ago by Andrew Beckett

    4 replies • 3015 views
  • Discussion

    timing loops in Encounter

    Category: Functional Verification

    By Kaf83

    •

    updated over 10 years ago by spyridoula

    1 replies • 14116 views
  • Discussion

    unble to read my stroke file??

    Category: PCB Design

    By robin chu

    •

    updated over 10 years ago by gintugaArs

    4 replies • 14220 views
  • Discussion

    Strokes are broken in Allegro 16.3 - but here's a fix!

    Category: PCB Design

    By EvanShultz

    •

    updated over 10 years ago by gintugaArs

    2 replies • 1134 views
  • Discussion

    Strokes in allegro

    Category: PCB Design

    By archive

    •

    updated over 10 years ago by gintugaArs

    5 replies • 18449 views
  • Discussion

    Post-layout simulation eval error

    Category: Functional Verification

    By frasheed

    •

    started over 10 years ago

    0 replies • 13748 views
  • Discussion

    Copy a particular line of text file to a new file using SKILL

    Category: Custom IC SKILL

    By jarilak

    •

    updated over 10 years ago by jarilak

    8 replies • 18762 views
  • Discussion

    Orcad Capture Netlist error

    Category: PCB Design

    By Srimathi

    •

    updated over 10 years ago by oldmouldy

    1 replies • 19847 views
  • Discussion

    Is there anybody know how to use the calculator to get Impedance?

    Category: Custom IC SKILL

    By Alex Liao

    •

    updated over 10 years ago by Andrew Beckett

    2 replies • 19783 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information