• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 45 Points
    • 4
      Aurel B
      Aurel B 42 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    One testbench for different analysis (dc, trans,...)

    Category: Custom IC Design

    By marten

    •

    updated over 10 years ago by marten

    2 replies • 15691 views
  • Discussion

    Explanation for ocean expression for phase noise

    Category: RF Design

    By lahsivece

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 15009 views
  • Discussion

    ADEXL - How to get current test's name (or final PSF dir) at simulation (netlisting) time?

    Category: Custom IC SKILL

    By dontpanic

    •

    updated over 10 years ago by dontpanic

    3 replies • 2783 views
  • Discussion

    Excel File Reading Question

    Category: Allegro X PCB Editor

    By thewill2live

    •

    updated over 10 years ago by Ejlersen

    5 replies • 16730 views
  • Discussion

    How can I automate noise margin calculation ?

    Category: Custom IC Design

    By marten

    •

    updated over 10 years ago by marten

    11 replies • 24748 views
  • Discussion

    performance & processor time

    Category: Custom IC Design

    By IAmAries

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 745 views
  • Discussion

    Launching PVS LVS Debugging Environment from UNIX

    Category: Custom IC SKILL

    By Manikk0501

    •

    updated over 10 years ago by kamit

    3 replies • 15563 views
  • Discussion

    QRC Substrate Technology Characterization: buried oxide layer?

    Category: Custom IC Design

    By anla

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 13891 views
  • Discussion

    Why Vt-Channel Length curve differs from Short Channel Effect?

    Category: Custom IC Design

    By richardyuan

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 15418 views
  • Discussion

    QRC and newer Assura

    Category: Custom IC Design

    By analogy

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 14532 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information