• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 80 Points
    • 2
      Aurel B
      Aurel B 69 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,271 Points
    • 4
      ShawnLogan
      ShawnLogan 9,670 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Convergence Issue with verilogA model

    Category: Custom IC Design

    By Flyyn Rider

    •

    updated over 11 years ago by Flyyn Rider

    2 replies • 17181 views
  • Discussion

    Regarding RFlib in cadence 615

    Category: RF Design

    By Darshak

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 16655 views
  • Discussion

    how to pass the windowid number to the assistSlider

    Category: Custom IC Design

    By coldgemini

    •

    updated over 11 years ago by Andrew Beckett

    1 replies • 13454 views
  • Discussion

    Transformer with 4 windings and nonlinear core

    Category: PCB Design

    By Simon H

    •

    updated over 11 years ago by vedat oker

    1 replies • 13718 views
  • Discussion

    How to automatically adjust only part of cell pins?

    Category: Custom IC Design

    By rickyuexu

    •

    started over 11 years ago

    0 replies • 13548 views
  • Discussion

    How to define a new layer in the Cadence Layout

    Category: Custom IC Design

    By UUinfini

    •

    updated over 11 years ago by UUinfini

    3 replies • 18131 views
  • Discussion

    Substrate extraction issue - gpdk090

    Category: Custom IC Design

    By jgmelo

    •

    updated over 11 years ago by jgmelo

    2 replies • 1789 views
  • Discussion

    short a particular device terminals while probing a net

    Category: Custom IC Design

    By GTRam

    •

    updated over 11 years ago by Andrew Beckett

    5 replies • 15393 views
  • Discussion

    Huawei optix OSN 3500 at Thunder-link.com

    Category: Hardware/Software Co-Development, Verification and Integration

    By Joshuakoo

    •

    updated over 11 years ago by NesaCasar

    1 replies • 14302 views
  • Discussion

    Copy and Paste in allegro

    Category: PCB Design

    By Melielec

    •

    updated over 11 years ago by steve

    1 replies • 14924 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information