• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      Robert Finley
      Robert Finley 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to change SPECTRE command line path ?

    Category: Hardware/Software Co-Development, Verification and Integration

    By bojankoce

    •

    started over 12 years ago

    0 replies • 14185 views
  • Discussion

    Fillet shape ?

    Category: Allegro X PCB Editor

    By luanvn81

    •

    updated over 12 years ago by Pawandeep

    8 replies • 17625 views
  • Discussion

    Layout application in 16.3

    Category: PCB Design

    By hafid2013

    •

    updated over 12 years ago by hafid2013

    4 replies • 14803 views
  • Discussion

    OK_UNASSIGNED_SHAPE

    Category: PCB Design

    By Cadence GDD

    •

    updated over 12 years ago by Cadence GDD

    2 replies • 14660 views
  • Discussion

    Changing Schematic Editor Search assistant's truncation limit

    Category: Custom IC Design

    By Dmitry Babin

    •

    updated over 12 years ago by Dmitry Babin

    2 replies • 1439 views
  • Discussion

    Bandgap voltage reference problems

    Category: Functional Verification

    By favero

    •

    updated over 12 years ago by banand

    1 replies • 14876 views
  • Discussion

    Passign commands to ncelab using irun

    Category: Functional Verification

    By Buvna

    •

    updated over 12 years ago by StephenH

    2 replies • 14615 views
  • Discussion

    Hanging issue

    Category: PCB Design

    By C Shiva

    •

    updated over 12 years ago by C Shiva

    4 replies • 14517 views
  • Discussion

    Binding vhdl output ports and sv assertion module input ports in cadence simulator

    Category: Functional Verification

    By rajay

    •

    started over 12 years ago

    0 replies • 13756 views
  • Discussion

    Pattern matching

    Category: Custom IC SKILL

    By Sridhar123

    •

    updated over 12 years ago by Sridhar123

    4 replies • 16810 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information