• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 190 Points
    • 2
      bdc66a938f164d
      bdc66a938f164d 88 Points
    • 3
      oldmouldy
      oldmouldy 80 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
    • 5
      Elecguy
      Elecguy 65 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Placing the padstacks as per the pin location entered in Text file

    Category: Allegro X PCB Editor

    By Arun Koyyan

    •

    updated over 12 years ago by Arun Koyyan

    8 replies • 16467 views
  • Discussion

    SPECCTRA quit unexpectedly with an exit code of 3

    Category: PCB Design

    By fsahebi

    •

    updated over 12 years ago by BillZ

    5 replies • 16446 views
  • Discussion

    Creating vias by using skill

    Category: Custom IC SKILL

    By siliconx

    •

    updated over 12 years ago by siliconx

    1 replies • 13009 views
  • Discussion

    problems managing models with subcircuits and duplicate named parts

    Category: PCB Design

    By DeanS

    •

    updated over 12 years ago by DeanS

    3 replies • 15095 views
  • Discussion

    Viewing pcb footprint in schematic capture

    Category: PCB Design

    By Carvey

    •

    updated over 12 years ago by steve

    1 replies • 12378 views
  • Discussion

    IVB not supporting additional port definations for systemverilog UVC creation

    Category: Functional Verification

    By pravintavagad

    •

    updated over 12 years ago by hannes

    1 replies • 13768 views
  • Discussion

    Loading skill files

    Category: PCB Design

    By jemarods

    •

    updated over 12 years ago by seyerfred

    7 replies • 15316 views
  • Discussion

    naming of dummy instances

    Category: Custom IC SKILL

    By Malcolmw

    •

    updated over 12 years ago by Malcolmw

    2 replies • 13665 views
  • Discussion

    Snap To Grid - No Way!

    Category: PCB Design

    By Roger BFS

    •

    updated over 12 years ago by Roger BFS

    3 replies • 6356 views
  • Discussion

    Doubt regarding layout gpdk 45nm

    Category: Custom IC Design

    By madhusudha

    •

    updated over 12 years ago by theopaone

    2 replies • 18493 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information