• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 157 Points
    • 2
      masamasa
      masamasa 139 Points
    • 3
      Aurel B
      Aurel B 108 Points
    • 4
      steve
      steve 95 Points
    • 4
      DavidJHutchins
      DavidJHutchins 95 Points
  • Leaderboard

    • 1
      steve
      steve 17,694 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    UNDERSTANDING CADENCE JTAG VIP DEMO

    Category: Functional Verification

    By navarora

    •

    started over 13 years ago

    0 replies • 13473 views
  • Discussion

    Nanoroute Problems (Can we do "routeDesign -globalDetail" Twice?)

    Category: Digital Implementation

    By ck881256

    •

    started over 13 years ago

    0 replies • 1396 views
  • Discussion

    How to simulate the Noise figure in Pnoise from 1 stage to another?

    Category: Custom IC Design

    By zcam

    •

    updated over 13 years ago by Andrew Beckett

    7 replies • 16347 views
  • Discussion

    Model Parameters

    Category: Custom IC Design

    By MasterPlane

    •

    updated over 13 years ago by skillUser

    1 replies • 13672 views
  • Discussion

    REG:DXF EXPORT

    Category: PCB Design

    By girish

    •

    updated over 13 years ago by tesgopi

    1 replies • 1238 views
  • Discussion

    Wanted to know the behaviour of RC on different SDC command

    Category: Logic Design

    By tanyacool

    •

    updated over 13 years ago by tanyacool

    2 replies • 14842 views
  • Discussion

    CIW

    Category: Allegro X PCB Editor

    By budnoel

    •

    updated over 13 years ago by fxffxf

    3 replies • 14040 views
  • Discussion

    Re: dbLayerTile need help

    Category: Custom IC Design

    By prandi

    •

    updated over 13 years ago by Andrew Beckett

    4 replies • 13980 views
  • Discussion

    irun: design.v is verilog and verilog AMS

    Category: Functional Verification

    By moogyd

    •

    updated over 13 years ago by moogyd

    2 replies • 15989 views
  • Discussion

    SKILL code to get area of particular layer

    Category: Custom IC SKILL

    By kisrar

    •

    updated over 13 years ago by Andrew Beckett

    3 replies • 16057 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information