• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Problems with OrCAD X and livebom

    Category: Allegro X PCB Editor

    By Eruggeri

    •

    updated over 2 years ago by John T

    1 replies • 5307 views
  • Discussion

    EVM and constellation of mixer

    Category: RF Design

    By aissusDZ

    •

    updated over 2 years ago by aissusDZ

    2 replies • 7418 views
  • Discussion

    Automatically force user out of a license which he has checked out

    Category: Custom IC SKILL

    By DeyanLevski

    •

    started over 2 years ago

    0 replies • 4918 views
  • Discussion

    Adjust timing requirements of nets with delay tune in OrCAD X Presto

    Category: OrCAD X Presto PCB

    By aniju

    •

    started over 2 years ago

    0 replies • 1288 views
  • Discussion

    enterBox() used to option form

    Category: Custom IC SKILL

    By Yush

    •

    started over 2 years ago

    0 replies • 4929 views
  • Discussion

    BEOL_STACK choice visible for Pegasus LVS run, but not DRC

    Category: Custom IC Design

    By Saumeek

    •

    started over 2 years ago

    0 replies • 5200 views
  • Discussion

    leHiStitchToLayer - two vias instead of one?

    Category: Custom IC SKILL

    By caver456

    •

    updated over 2 years ago by caver456

    2 replies • 1162 views
  • Discussion

    Could anyone explain PSS+PAC simulation result of sampling circuit

    Category: Custom IC Design

    By fvoisin

    •

    updated over 2 years ago by fvoisin

    2 replies • 2500 views
  • Answered

    Access ORCAD command window using windows command prompt

    Category: Allegro X Capture CIS

    By Shanmugi

    •

    updated over 2 years ago by CadAP

    2 replies • 10037 views
  • Discussion

    Pegasus DRC Run fails

    Category: Custom IC Design

    By Saumeek

    •

    updated over 2 years ago by RobMan

    2 replies • 6814 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information