• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    naming on CSA module

    Category: Logic Design

    By tompy

    •

    updated over 14 years ago by grasshopper

    4 replies • 15400 views
  • Discussion

    Custom library cell with multiple supply voltage

    Category: Custom IC Design

    By mingfatty

    •

    updated over 14 years ago by Quek

    3 replies • 14027 views
  • Discussion

    Purge constraints in 16.3 allegro

    Category: PCB Design

    By shilpa

    •

    updated over 14 years ago by stump1019

    6 replies • 16400 views
  • Discussion

    How to edit/modify ansCdlPrintInstParams in .simrc file for auCdl netlisting

    Category: Custom IC Design

    By Paulux

    •

    started over 14 years ago

    0 replies • 3441 views
  • Discussion

    skill code file path settings

    Category: Allegro X PCB Editor

    By rinj

    •

    updated over 14 years ago by rinj

    2 replies • 15851 views
  • Discussion

    multiple variables in stability analysis

    Category: Custom IC Design

    By Malolo

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 13541 views
  • Discussion

    cross coverage between different vr_ad registers

    Category: Functional Verification

    By lakku

    •

    updated over 14 years ago by lakku

    2 replies • 14008 views
  • Discussion

    Using touchstone files in Allegro PCB SI

    Category: PCB Design

    By Satwik

    •

    started over 14 years ago

    0 replies • 13091 views
  • Discussion

    Multiple supply voltage one single power domain

    Category: Digital Implementation

    By mingfatty

    •

    updated over 14 years ago by mingfatty

    9 replies • 18907 views
  • Discussion

    can someone enlighten me this terms

    Category: PCB Design

    By purikku22

    •

    updated over 14 years ago by purikku22

    3 replies • 14205 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information