• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 65 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 60 Points
    • 3
      oldmouldy
      oldmouldy 50 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Test carriage returns

    Category: PCB Design

    By DrLightning

    •

    updated over 15 years ago by EvanShultz

    1 replies • 13461 views
  • Discussion

    ADE Calculator: how to reuse equation ?

    Category: Custom IC Design

    By boulot

    •

    updated over 15 years ago by Andrew Beckett

    4 replies • 17003 views
  • Discussion

    changing placement part center

    Category: PCB Design

    By stellar

    •

    updated over 15 years ago by EvanShultz

    3 replies • 15323 views
  • Discussion

    How to report list of flops whose clock port is driven by test clock in test mode

    Category: Digital Implementation

    By diablo

    •

    updated over 15 years ago by diablo

    8 replies • 21138 views
  • Discussion

    Do Foundation Flows also exist for EPS or ETS?

    Category: Digital Implementation

    By pdgeek

    •

    updated over 15 years ago by Kari

    2 replies • 14377 views
  • Discussion

    To avoid overlap of metals in different layers

    Category: Digital Implementation

    By surajece01

    •

    updated over 15 years ago by Kari

    5 replies • 15708 views
  • Discussion

    Changing thermal relief to a flood on one part only

    Category: PCB Design

    By archive

    •

    updated over 15 years ago by archive

    3 replies • 14275 views
  • Discussion

    Need help getting to first base, Capture-to-PCB

    Category: PCB Design

    By DrLightning

    •

    updated over 15 years ago by redwire

    1 replies • 13712 views
  • Discussion

    Exporting netlist from Orcad to XILINX Webpack

    Category: PCB Design

    By Aditiakula

    •

    started over 15 years ago

    0 replies • 13605 views
  • Discussion

    EDI sdc read in error.

    Category: Digital Implementation

    By coffeelox

    •

    updated over 15 years ago by coffeelox

    1 replies • 14713 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information