• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 71 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 3
      oAwad
      oAwad 40 Points
    • 4
      LogicNet
      LogicNet 36 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    compilation error while doing specman+modelsim

    Category: Functional Verification

    By nishvlsi

    •

    started over 15 years ago

    0 replies • 874 views
  • Discussion

    how to create copper area , copper pour in orcad 16.2

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Cad Engineer

    2 replies • 16002 views
  • Discussion

    Missing Layout plus in 16.3 version

    Category: PCB Design

    By h2so4

    •

    updated over 15 years ago by oldmouldy

    1 replies • 15096 views
  • Discussion

    make a different net constraint inside constraint region

    Category: PCB Design

    By andri26

    •

    updated over 15 years ago by Ejlersen

    2 replies • 14982 views
  • Discussion

    while importing logic getting warnings

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Mashak

    1 replies • 13956 views
  • Discussion

    Assigning wrong part with incorrect pin numbers

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 15 years ago by redwire

    3 replies • 14855 views
  • Discussion

    layout ----> pin(padstack path is not open)

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by 1236xdxdx12

    3 replies • 1128 views
  • Discussion

    Manual void of shape

    Category: PCB Design

    By jchips12

    •

    updated over 15 years ago by Mstrghettorigg

    3 replies • 16065 views
  • Discussion

    connections to abstract not verified by Assura LVS - what's wrong?

    Category: Custom IC Design

    By TrevorB

    •

    updated over 15 years ago by Quek

    10 replies • 6837 views
  • Discussion

    naming on CSA module

    Category: Logic Design

    By tompy

    •

    updated over 15 years ago by grasshopper

    4 replies • 16737 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information