• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      AC20250829806
      AC20250829806 60 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      Aurel B
      Aurel B 54 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,301 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to set Referenced Cset of a NetClass by skill (allegro16.3)

    Category: Allegro X PCB Editor

    By stillfish

    •

    updated over 15 years ago by stillfish

    2 replies • 13732 views
  • Discussion

    How to check if a particular view of a cell exists?

    Category: Custom IC SKILL

    By Ronen Cohen

    •

    updated over 15 years ago by Ronen Cohen

    2 replies • 18757 views
  • Discussion

    allegro 16.3 graphic card display issue

    Category: PCB Design

    By speedracer

    •

    updated over 15 years ago by speedracer

    4 replies • 15574 views
  • Discussion

    Can't delete corrupted symbol in CIS

    Category: PCB Design

    By Goblin59

    •

    updated over 15 years ago by Goblin59

    3 replies • 1669 views
  • Discussion

    How to distinguish between different text types?

    Category: Allegro X PCB Editor

    By Khurana

    •

    updated over 15 years ago by Khurana

    5 replies • 14610 views
  • Discussion

    GRE thoughts

    Category: PCB Design

    By raniv

    •

    updated over 15 years ago by steve

    1 replies • 13266 views
  • Discussion

    Some warnings during NanoRoute

    Category: Digital Implementation

    By Greatrebel

    •

    updated over 15 years ago by Kari

    3 replies • 14420 views
  • Discussion

    How to generate a Excellon XY Location file

    Category: PCB Design

    By newpic

    •

    updated over 15 years ago by Ejlersen

    2 replies • 16399 views
  • Discussion

    Some DRC errors regarding pwell

    Category: Custom IC Design

    By tester

    •

    updated over 15 years ago by Quek

    3 replies • 15167 views
  • Discussion

    Netlist Warning in Orcad 16.3 but Not in Orcad 16.2

    Category: PCB Design

    By mayflower

    •

    updated over 15 years ago by speedracer

    3 replies • 13609 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information