• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      avant
      avant 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      JV202605125312
      JV202605125312 30 Points
    • 4
      RM202605273230
      RM202605273230 25 Points
    • 5
      MZ20250602835
      MZ20250602835 20 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What Do Know About Soldermask?

    Category: Allegro X PCB Editor

    By John T

    •

    updated 7 months ago by John T

    4 replies • 2498 views
  • Suggested Answer

    Orcad capture 17.2 all pages do not print to PDF

    Category: Allegro X Capture CIS

    By avant

    •

    updated 7 months ago by excellon1

    9 replies • 6672 views
  • Suggested Answer

    lock net alias

    Category: Allegro X Scripting - TCL

    By tennywhy

    •

    updated 7 months ago by tennywhy

    3 replies • 3137 views
  • Discussion

    IC25.1 Virtuoso crash but the simulation is still on going

    Category: Custom IC Design

    By sjwprcssw

    •

    started 7 months ago

    0 replies • 1846 views
  • Discussion

    use avip (tba mode ) on pz2, warning CTL socket cannot execute control from HW and did not find scope axiMaster.vr_axi_master_bfm.ctl_socket ,and Stuck in “wait reset done”

    Category: Verification IP

    By FQ202507317042

    •

    started 7 months ago

    0 replies • 780 views
  • Answered

    removing objects

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated 7 months ago by masamasa

    3 replies • 2363 views
  • Suggested Answer

    Creating a component from a Xilinx/AMD package file

    Category: Allegro X Capture CIS

    By JH202506246442

    •

    updated 7 months ago by excellon1

    1 replies • 857 views
  • Discussion

    Celebrating Excellence in September 2025

    Category: Meet & Greet the Champion of the Month

    By Renu Vibha

    •

    updated 7 months ago by masamasa

    2 replies • 1816 views
  • Not Answered

    problem with option ifilter filter synthesis

    Category: AWR Design Environment

    By JS202410039517

    •

    updated 7 months ago by Mark Saffian

    5 replies • 4160 views
  • Not Answered

    Silent install

    Category: Login, Licensing & Installation

    By RL202509239044

    •

    updated 8 months ago by RL202509239044

    2 replies • 1826 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information