• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 145 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 5
      excellon1
      excellon1 56 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Issue on plotting Phase Noise curve

    Category: Custom IC Design

    By YutaoLiu

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9611 views
  • Discussion

    Create bounding shape for arcs

    Category: PCB Design

    By L0c0

    •

    updated over 3 years ago by DavidJHutchins

    3 replies • 14283 views
  • Discussion

    "Verilog in" setup question and compile *E NOTDIR when use config to open mixed-signal sim bench

    Category: Mixed-Signal Design

    By Jim0318

    •

    updated over 3 years ago by Jim0318

    4 replies • 4112 views
  • Discussion

    dcblock capacitor

    Category: Custom IC Design

    By sidm

    •

    updated over 3 years ago by sidm

    2 replies • 10454 views
  • Discussion

    Dynamic filled Planes go solid after a Constraints Manager change

    Category: PCB Design

    By Korey

    •

    updated over 3 years ago by Tolly

    2 replies • 17613 views
  • Discussion

    Version upgrade 17.2 to 17.4 - Cadance orcad capture

    Category: PCB Design

    By rdere

    •

    updated over 3 years ago by RFinley

    1 replies • 6387 views
  • Discussion

    How to delete all ghost layers outside the visible bbox in Virtuoso Layout?

    Category: Custom IC Design

    By Johanny Saenz

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 11383 views
  • Discussion

    What's the meaning of "9"?

    Category: Custom IC Design

    By ichiro

    •

    updated over 3 years ago by Andrew Beckett

    5 replies • 1818 views
  • Discussion

    Cannot save window in grf

    Category: Custom IC Design

    By BaaB

    •

    updated over 3 years ago by FormerMember

    8 replies • 16957 views
  • Discussion

    missing some runs during monte carlo simulation

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 10268 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information