• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 145 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 5
      excellon1
      excellon1 56 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Text variables

    Category: PCB Design

    By GForte

    •

    updated over 3 years ago by excellon1

    5 replies • 16233 views
  • Discussion

    Verilog A ADC design

    Category: Mixed-Signal Design

    By siddafuzzy

    •

    updated over 3 years ago by FormerMember

    9 replies • 30030 views
  • Discussion

    What is the Assembler equivalent of loading save output state in ADEXL?

    Category: Custom IC Design

    By BillH314

    •

    updated over 3 years ago by BillH314

    4 replies • 10538 views
  • Discussion

    How to transfer custom title block from Orcad Capture to PCB Editor

    Category: PCB Design

    By Neil mustafa

    •

    updated over 3 years ago by Neil mustafa

    10 replies • 23899 views
  • Discussion

    Genus: Problem with long module name due to parameter types

    Category: Logic Design

    By pkarl

    •

    updated over 3 years ago by pkarl

    1 replies • 14419 views
  • Discussion

    how to get time range of each waveform file?

    Category: Functional Verification

    By galenxiao

    •

    updated over 3 years ago by galenxiao

    3 replies • 12901 views
  • Discussion

    Strange sharp rise/fall in stb phase plot

    Category: Custom IC Design

    By SpiceMonkey

    •

    updated over 3 years ago by SpiceMonkey

    4 replies • 2897 views
  • Discussion

    Allegro PCB Design Link issue

    Category: PCB Design

    By ichliebedich

    •

    updated over 3 years ago by ichliebedich

    2 replies • 13168 views
  • Discussion

    How to move custom_menu items to pre-existing menu items

    Category: Custom IC SKILL

    By saurabh96

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9185 views
  • Discussion

    How to create and add submenu options in virtuoso window

    Category: Custom IC SKILL

    By saurabh96

    •

    updated over 3 years ago by saurabh96

    5 replies • 12912 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information