• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 155 Points
    • 2
      Aurel B
      Aurel B 112 Points
    • 3
      excellon1
      excellon1 108 Points
    • 4
      DG202504226528
      DG202504226528 76 Points
    • 5
      Elecguy
      Elecguy 65 Points
  • Leaderboard

    • 1
      steve
      steve 17,629 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How do people generate layer stack-up files for PCB manufacturer?

    Category: Allegro X PCB Editor

    By doginwater

    •

    updated over 4 years ago by RFinley

    5 replies • 17236 views
  • Discussion

    Question about exporting simulation results to csv format, with ocean script

    Category: Custom IC Design

    By dskang

    •

    updated over 4 years ago by dskang

    8 replies • 17796 views
  • Discussion

    Expand a Polygon along one dimension only with SKILL

    Category: Allegro X Scripting - Skill

    By markmalin

    •

    updated over 4 years ago by markmalin

    3 replies • 10549 views
  • Discussion

    PCB and metal engraving - Help a young startup by answering a survey?

    Category: PCB Design

    By fluidmetal

    •

    started over 4 years ago

    0 replies • 657 views
  • Discussion

    "A mandatory condition failed to be true, Condition: Snz_Nets::sxNetsNet"-error when running "timeDesign" in Innovus

    Category: Digital Implementation

    By mbrand

    •

    updated over 4 years ago by mbrand

    2 replies • 3203 views
  • Discussion

    FATAL: The following branches form a loop of rigid branches (shorts) when added to the circuit

    Category: Custom IC Design

    By bikram94

    •

    updated over 4 years ago by bikram94

    2 replies • 14370 views
  • Discussion

    [Innovus] How to relative place 2 standard cells abut?

    Category: Digital Implementation

    By huybui

    •

    updated over 4 years ago by Dimo M

    3 replies • 15069 views
  • Discussion

    FORM IN 17.4

    Category: Allegro X Scripting - Skill

    By mir0mik

    •

    updated over 4 years ago by Milluki

    5 replies • 11196 views
  • Discussion

    order of output evaluation in maestro results pane

    Category: Custom IC Design

    By sergeiGorbikov

    •

    updated over 4 years ago by Andrew Beckett

    7 replies • 6861 views
  • Discussion

    "undefined function defclass" when making a context file

    Category: Custom IC SKILL

    By EssenZh

    •

    updated over 4 years ago by EssenZh

    2 replies • 1639 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information