• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Using wave spec for model validation

    Category: Mixed-Signal Design

    By juanbaudino

    •

    updated over 4 years ago by juanbaudino

    3 replies • 12342 views
  • Discussion

    leMergeShapes alternative for PCELL code (compatible with steam-out)

    Category: Custom IC SKILL

    By Sheppie

    •

    updated over 4 years ago by Sheppie

    4 replies • 12158 views
  • Discussion

    How to Save selected ADHL variable in VarilogA Model

    Category: Mixed-Signal Design

    By AlbertoLopez

    •

    updated over 4 years ago by AlbertoLopez

    2 replies • 14246 views
  • Discussion

    xmsim: *F,RNAERR: The simulator terminated with an analog initialization error.

    Category: Mixed-Signal Design

    By Pedro P

    •

    updated over 4 years ago by Pedro P

    4 replies • 4916 views
  • Discussion

    Verilog-AMS Simulation speed issue while using $table_model for reading from a file.

    Category: Custom IC Design

    By RFStuff

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 10958 views
  • Discussion

    How to pass a real array as an input argument to a function in Verilog (in AMS simulation)

    Category: Custom IC Design

    By RFStuff

    •

    updated over 4 years ago by RFStuff

    2 replies • 12300 views
  • Discussion

    How to export spice netlist?

    Category: Custom IC SKILL

    By DaveZhang

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 20404 views
  • Discussion

    NETLIST_IGNORE in Capture

    Category: PCB Design

    By JuriV

    •

    updated over 4 years ago by excellon1

    1 replies • 10829 views
  • Discussion

    Disappear "Line to" tab on Constraint Manager (hidden tab restoring)

    Category: PCB Design

    By ichliebedich

    •

    updated over 4 years ago by oldmouldy

    1 replies • 1572 views
  • Discussion

    Restrict ICPR SGE Job to only run 1 simulation point (ADE Assembler)

    Category: Custom IC Design

    By jehh

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 12000 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information