• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      MK202510205954
      MK202510205954 50 Points
    • 2
      oldmouldy
      oldmouldy 45 Points
    • 3
      Ganesh B
      Ganesh B 40 Points
    • 3
      SZ20260803361
      SZ20260803361 40 Points
    • 5
      EDAHut
      EDAHut 30 Points
  • Leaderboard

    • 1
      steve
      steve 17,929 Points
    • 2
      oldmouldy
      oldmouldy 13,895 Points
    • 3
      ShawnLogan
      ShawnLogan 9,725 Points
    • 4
      skillUser
      skillUser 7,518 Points
    • 5
      redwire
      redwire 7,228 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What is Preventing Designers from Improving Decoupling?

    Category: Allegro X PCB Editor

    By John T

    •

    updated 1 month ago by CC202608287943

    7 replies • 764 views
  • Not Answered

    What do ^ and ! mean in Intersheet References? Can they be removed?

    Category: Allegro X Capture CIS

    By LogicNet

    •

    updated 1 month ago by rg13

    1 replies • 204 views
  • Discussion

    From Signal Integrity to EMC: Join Daniel Beeker for a Two-Day Science-Based PCB Design Seminar in Derby, United Kingdom in October 2026

    Category: Allegro X PCB Editor

    By Azitech Aps

    •

    updated 1 month ago by Azitech Aps

    3 replies • 617 views
  • Not Answered

    De assign netname for multiple pins at same time in allegro

    Category: Allegro X PCB Editor

    By Sriranga

    •

    updated 1 month ago by Sriranga

    2 replies • 409 views
  • Not Answered

    Automated Layout Validation During PCB/Package Translation in Sigrity & Clarity

    Category: Sigrity

    By cistheta07

    •

    updated 1 month ago by AK20250609765

    1 replies • 264 views
  • Answered

    update layout creates a Rectangle "Board Geometry/Top_Room" that cannot be removed

    Category: Allegro X PCB Editor

    By JC202409239850

    •

    updated 1 month ago by PD20250807594

    24 replies • 11097 views
  • Discussion

    try_fast_op with SpectreX

    Category: Custom IC Design

    By SL20260319720

    •

    updated 1 month ago by SL20260319720

    2 replies • 335 views
  • Not Answered

    How Accurate Are Your Connector S-Parameters?

    Category: Clarity 3D Solver

    By Renu Vibha

    •

    started 1 month ago

    0 replies • 110 views
  • Suggested Answer

    How to Change the Color of Embedded Component RefDes in Quick View (Placement Layer) in Allegro X PCB Editor?

    Category: Allegro X PCB Editor

    By Electro Node

    •

    updated 1 month ago by Dsharma

    1 replies • 359 views
  • Not Answered

    Orcad X Installation Issue

    Category: Login, Licensing & Installation

    By EN202608242419

    •

    updated 1 month ago by JuanCR

    1 replies • 192 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information