• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 105 Points
    • 4
      DavidJHutchins
      DavidJHutchins 80 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ODB++ export errors

    Category: PCB Design

    By Rafa17

    •

    started over 4 years ago

    0 replies • 12770 views
  • Discussion

    possible for "virtuoso" command line SKILL script execution to output to STDOUT?

    Category: Custom IC SKILL

    By MOSFET

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 2434 views
  • Discussion

    exiting let block early due to errors opening files

    Category: Custom IC SKILL

    By MOSFET

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11562 views
  • Not Answered

    Crefer equivalent in CIS

    Category: Allegro X Capture CIS

    By atoddrich

    •

    updated over 4 years ago by atoddrich

    2 replies • 10284 views
  • Discussion

    Running checkSysConf Successfully for AMS tool.

    Category: Custom IC Design

    By RFStuff

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 13101 views
  • Discussion

    Perform Relative Propagation Delay Analysis on Match Group and Get Results

    Category: Allegro X PCB Editor

    By Eric Jordan

    •

    started over 4 years ago

    0 replies • 13608 views
  • Discussion

    atft model (Level=15) does not give Id=0 although sigma0, MUBAND, and IOL are made 0 (zero)

    Category: Custom IC Design

    By Jena Huh

    •

    updated over 4 years ago by Jena Huh

    2 replies • 1390 views
  • Discussion

    geToggleAreaSelectOption( ) - want to be able to set without cycling

    Category: Custom IC SKILL

    By Michael Kolesnik

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 922 views
  • Discussion

    Component placement -Draw Rectangle

    Category: Allegro X PCB Editor

    By KARTHIK RANGARAJ

    •

    updated over 4 years ago by KARTHIK RANGARAJ

    2 replies • 6146 views
  • Discussion

    Memory issue and the crash while plotting in wavescan

    Category: Mixed-Signal Design

    By RFStuff

    •

    updated over 4 years ago by RFStuff

    2 replies • 12305 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information