• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Creating a Die with SKILL in APD+

    10085 views
    0 replies
    Started over 5 years ago
    by MercyJe
  • Discussion

    Moving wires

    18464 views
    3 replies
    Latest over 5 years ago
    by MaxS
  • Discussion

    Constraint manager rules are reset/emptied when design sync (PCB-Schematic) is performed in 17.4 S012 Locked

    1567 views
    0 replies
    Started over 5 years ago
    by AvengerThanos
  • Discussion

    Shape not creating clearance to signal lines

    13132 views
    2 replies
    Latest over 5 years ago
    by AAmiriUK
  • Discussion

    Orcad 17.4 S012. Design flow is constraint manager enabled, require pstcmdb.dat and pstcmbc.dat files Locked

    13371 views
    0 replies
    Started over 5 years ago
    by JuriV
  • Discussion

    3d Canvas Mounting Hole diameter

    14318 views
    5 replies
    Latest over 5 years ago
    by jatins
  • Discussion

    OrCAD or Allegro PCB 17.2 version Assign Color, Deassign Color bug Locked

    14713 views
    1 reply
    Latest over 5 years ago
    by steve
  • Discussion

    Routing into Multiple Layers

    14602 views
    3 replies
    Latest over 5 years ago
    by masamasa
  • Not Answered

    CIS - Multiple symbols per library or single symbol per library 0

    10416 views
    13 replies
    Latest over 5 years ago
    by thomasli
  • Discussion

    Does OrCAD 17.4 Still Support Back Annotate from PADS Layout?

    22076 views
    11 replies
    Latest over 5 years ago
    by DavidH172
  • Discussion

    DRC error when through holes or vias are at the edge Dynamic shape

    13768 views
    2 replies
    Latest over 5 years ago
    by Santosh Vema
  • Discussion

    TrueDFM constraint modes

    13549 views
    3 replies
    Latest over 5 years ago
    by Ejlersen
  • Discussion

    Assign Step Model to user defined Plated through Holes

    17543 views
    6 replies
    Latest over 5 years ago
    by jatins
  • Discussion

    padstack definition

    15960 views
    6 replies
    Latest over 5 years ago
    by masamasa
  • Discussion

    Back annotating from Allegro PCB to OrCAD Capture with adding the parts (SPB17.4) Locked

    13403 views
    1 reply
    Latest over 5 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information