• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Suggested Answer

    fillet (teadrop) 0

    4107 views
    1 reply
    Latest over 1 year ago
    by techiecs
  • Suggested Answer

    Resolving DRC Errors for Blind Vias on BGA Pads in Allegro 0

    5381 views
    2 replies
    Latest over 1 year ago
    by SaiPavanl
  • Suggested Answer

    Gerber Parameters - Decimal places not up to Ucamco standard 0

    2553 views
    3 replies
    Latest over 1 year ago
    by JuanCR
  • Not Answered

    unable to do mirror option in OrCAD 17.4 0

    9918 views
    3 replies
    Latest over 1 year ago
    by NoviceDesigner
  • Answered

    PCB Editor 23.1, File -> Plot Setup -> Scaling factor have some issues 0

    7272 views
    15 replies
    Latest over 1 year ago
    by Zhifeng Jin
  • Discussion

    How to determine the Input and Output Differential Impedance for an OPAMP ?

    3656 views
    0 replies
    Started over 1 year ago
    by AyushD
  • Discussion

    Status icons associated with Pulse-managed layouts

    1252 views
    0 replies
    Started over 1 year ago
    by DesignTech
  • Not Answered

    Panning is not smooth; jumpy and odd acceleration. 0

    10526 views
    3 replies
    Latest over 1 year ago
    by chriszylstra
  • Discussion

    How to replace split parts in Allegro System Capture

    2713 views
    0 replies
    Started over 1 year ago
    by DesignTech
  • Suggested Answer

    via (padstack) not showing 0

    4820 views
    3 replies
    Latest over 1 year ago
    by masamasa
  • Answered

    Create NetGroup WITHOUT manually typing in DOZENS of netnames ??? Orcad Capture 0

    3930 views
    3 replies
    Latest over 1 year ago
    by Jeet
  • Not Answered

    How to check same net spacing for microvias 0

    9223 views
    3 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Discussion

    How to export simulation report for transient analysis data in PSpice A/D

    2946 views
    5 replies
    Latest over 1 year ago
    by DelphaPG
  • Discussion

    How to check a cluster of same net vias spacing, with have no shape or cline covered

    18116 views
    6 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Answered

    Adding STEP model in 3DX canvas gives peculiar result +1

    4503 views
    2 replies
    Latest over 1 year ago
    by Fredda
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information