• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Space key not working in virtuoso layout Locked

    4286 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Is there a skill command for "Assign Layout Instance terminals"? Locked

    1181 views
    1 reply
    Latest over 1 year ago
    by Shankar
  • Discussion

    Maestro - Intersymbol Interference (ISI) Jitter measurement Locked

    1218 views
    2 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Coordinates(bBoxes) of all the shapes(layers) in a layout view Locked

    3792 views
    5 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Not Answered

    Updating License Manager to 22.01.0004 0

    4837 views
    3 replies
    Latest over 1 year ago
    by Robert Finley
  • Discussion

    Hiding child instances Locked

    4911 views
    2 replies
    Latest over 1 year ago
    by shridmaster
  • Discussion

    How to import different input combination to the same circuit to get max, min, and average delay, power dissipation and area Locked

    4270 views
    0 replies
    Started over 1 year ago
    by SJ202410152653
  • Discussion

    Viva XL can only display waveform of the first run of a spectremdl sweep Locked

    6096 views
    4 replies
    Latest over 1 year ago
    by NightOwlPoppy
  • Suggested Answer

    Skill code for effective width of power shape? 0

    4431 views
    7 replies
    Latest over 1 year ago
    by DavidJHutchins
  • Discussion

    Capacitor Shown with Red 'X' in Layout for TSMC65 pdk Locked

    1802 views
    2 replies
    Latest over 1 year ago
    by SM20240729856
  • Discussion

    Adding User-Defined Properties to CIS BOM Dialog Box from Title Block

    2913 views
    1 reply
    Latest over 1 year ago
    by edahub
  • Not Answered

    OrCAD X Presto PCB 23.1 : How to change the layer of a ref design 0

    3717 views
    7 replies
    Latest over 1 year ago
    by mahimag
  • Suggested Answer

    AD8338ACPZ-R7 0

    4011 views
    4 replies
    Latest over 1 year ago
    by HIMS
  • Discussion

    Behavioral modeling of clock gating for efficient analog simulations (Spectre) Locked

    4571 views
    1 reply
    Latest over 1 year ago
    by Alonso Schmidt
  • Discussion

    Performing a net trace in a CDL file Locked

    3941 views
    0 replies
    Started over 1 year ago
    by MSP032
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information