• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Setting up host software to interact with firmware in xtensa xplorer 0

    3307 views
    0 replies
    Started over 1 year ago
    by ReisBoiXie
  • Discussion

    Virtuoso IC6.1.8-64b.500.31 Crashing Locked

    4372 views
    0 replies
    Started over 1 year ago
    by stefanwerleman
  • Discussion

    LVS Mismatch Locked

    4783 views
    1 reply
    Latest over 1 year ago
    by RobMan
  • Discussion

    Allegro: Tip of the Week : Push Connectivity

    5940 views
    1 reply
    Latest over 1 year ago
    by zpofrp
  • Suggested Answer

    Allegro Constraint Manager - Array 0

    1820 views
    3 replies
    Latest over 1 year ago
    by Santosh Vema
  • Suggested Answer

    There is no allegro_free_viewer_classic.exe for brd file in Allegro Free viewer 23.1 0

    10800 views
    4 replies
    Latest over 1 year ago
    by Robert Finley
  • Suggested Answer

    How to make SKILL implementation of zcopy shape to other layer include voids? 0

    1522 views
    2 replies
    Latest over 1 year ago
    by Uri Chaplin
  • Discussion

    Is spc file available in ADE Explorer/Assembler? Locked

    802 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Transient Noise Analysis (fmin) Locked

    6084 views
    3 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Difference srrWave and drWave Locked

    4520 views
    1 reply
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Refer to output expression by name, when name contains whitespaces and special characters Locked

    4872 views
    2 replies
    Latest over 1 year ago
    by Volker T
  • Discussion

    Custom Function when Manually Closing Form Locked

    5980 views
    6 replies
    Latest over 1 year ago
    by Palenzuela18
  • Discussion

    what is "cell with Zero maximum clock transition time" ? Locked

    741 views
    0 replies
    Started over 1 year ago
    by hjmoon
  • Suggested Answer

    How to make the schematic value as "Do Not Display" for all the schematic symbols of all the pages at a time 0

    1756 views
    3 replies
    Latest over 1 year ago
    by janelancy1
  • Discussion

    VSR: How to avoid router to route over floating fill Locked

    5069 views
    4 replies
    Latest over 1 year ago
    by RobMan
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information