• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    SKILL Development toolbox

    19498 views
    9 replies
    Latest over 4 years ago
    by ichliebedich
  • Discussion

    Allegro PCB 17.4 ver. "workflow" analysis error (SPMHGE-670)

    4939 views
    0 replies
    Started over 4 years ago
    by ichliebedich
  • Discussion

    how to declare an array of unknown size Locked

    27097 views
    11 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to turn off automatic mouse cursor change of position in GUI for popup messages Locked

    11642 views
    0 replies
    Started over 4 years ago
    by Nader Fathy
  • Discussion

    AGPDK cds_ff_mpt_v_1.0 Locked

    11008 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Generating .lib file for synthesis using Genus from transistor level cells using Virtuoso Locked

    33987 views
    28 replies
    Latest over 4 years ago
    by Guangjun Cao
  • Discussion

    expression vs OS param problem Locked

    13523 views
    3 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    compare two netlists Locked

    16193 views
    3 replies
    Latest over 4 years ago
    by MaximX
  • Discussion

    Assura doesn't recognise pins generated from sources Locked

    3086 views
    5 replies
    Latest over 4 years ago
    by iamKarthikBK
  • Discussion

    problem using design variable in calculator Locked

    12672 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    limited OS parameters problem for creating ft formula Locked

    16303 views
    8 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    HB AC warnings: Solver did not converge to the desired tolerance of 0.0001 Locked

    15141 views
    7 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Create VIA bei Mouse Click

    16139 views
    8 replies
    Latest over 4 years ago
    by DavidJHutchins
  • Discussion

    Cannot select cline segment

    13549 views
    5 replies
    Latest over 4 years ago
    by Fredda
  • Discussion

    [ Liberate ] Cells do not have -extsim_model parameter specified in define_leafcell command Locked

    22319 views
    34 replies
    Latest over 4 years ago
    by iamKarthikBK
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information