• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Screenshots of schematic instances Locked

    11382 views
    1 reply
    Latest over 4 years ago
    by stetz
  • Discussion

    Identifying Overlapping Vias in PCB Editor

    14023 views
    3 replies
    Latest over 4 years ago
    by Gipper
  • Discussion

    error in plotting Y vs Y Locked

    12108 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Acces Error Log of vmsUpdateCellViews Command Locked

    4756 views
    2 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    license to run spectre electro-thermal demo Locked

    12581 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Genus VHDL 2008 Unconstrained array - Illegal element type for composite type. [VHDLPT-567] [read_hdl] Locked

    11011 views
    2 replies
    Latest over 4 years ago
    by FlorianP
  • Discussion

    Transient noise noise_fmax vs. sampling rate Locked

    12703 views
    2 replies
    Latest over 4 years ago
    by Jere Jarvinen
  • Discussion

    Cross-Probing in 17.4.017 Locked

    10408 views
    0 replies
    Started over 4 years ago
    by cstocci
  • Discussion

    Define "Spec" based on corner setup Locked

    1825 views
    2 replies
    Latest over 4 years ago
    by amitG22
  • Discussion

    Import from Altium to OrCAD PCB Designer has illegal extents

    12742 views
    5 replies
    Latest over 4 years ago
    by steve
  • Discussion

    What is the meaning of the parent purpose in a LPP? Locked

    11888 views
    2 replies
    Latest over 4 years ago
    by RVERP
  • Not Answered

    How do I display open ended wires in CIS 0

    10602 views
    3 replies
    Latest over 4 years ago
    by steve
  • Discussion

    *Error* almGetParameterList: argument #1 should be a string (type template = "ttggg") - nil Locked

    12518 views
    12 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    OrCAD PCB Designer Standard SPB 17.4-2019 S017 Cannot add silkscreen layers to board Locked

    11459 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    SEC RTL vs Gatelevel Locked

    11705 views
    1 reply
    Latest over 4 years ago
    by ckomar
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information