• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Orcad Capture TCL scripting Locked

    36641 views
    20 replies
    Latest over 7 years ago
    by CUGOnion
  • Discussion

    Verilog A: Error on altering 'paramerized' module Locked

    2009 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    how do i set wire width and space for a particular net? Locked

    22213 views
    9 replies
    Latest over 7 years ago
    by docdrew
  • Discussion

    Dynamic thermal pin properties in V17.2 S031 Locked

    13819 views
    3 replies
    Latest over 7 years ago
    by steve
  • Discussion

    s-param ports problem in Goldengate s-param simulation Locked

    16443 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    substrate layer of inductor Locked

    17020 views
    4 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Some of the mapped step files are not visible on 3D Viewer Locked

    14173 views
    1 reply
    Latest over 7 years ago
    by steve
  • Discussion

    To know whether LEF Pins location moved or not Locked

    15236 views
    5 replies
    Latest over 7 years ago
    by Quek
  • Discussion

    Generating spectre netlist using si gives unexpected bus syntax Locked

    16242 views
    2 replies
    Latest over 7 years ago
    by Lindi
  • Discussion

    While debugging systemverilog@incisive, how do I print "this"? Locked

    3168 views
    3 replies
    Latest over 7 years ago
    by StephenH
  • Discussion

    How the simulation performance mode :APS support the stimulus files? Locked

    15742 views
    4 replies
    Latest over 7 years ago
    by nnlt
  • Discussion

    Cadence HDL project manager issue Locked

    13978 views
    0 replies
    Started over 7 years ago
    by YPWEN
  • Discussion

    Low power design - Power estimations Genus - Toggle rates and static probability Locked

    4720 views
    0 replies
    Started over 7 years ago
    by yenass
  • Discussion

    tdnoise (pnoise) simulation: meaning of x-axis and unexpected shape of the integrated noise Locked

    15321 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Surely this function exists... Locked

    15614 views
    4 replies
    Latest over 7 years ago
    by CADcasualty
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information