• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
• 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer

Accelerating RFIC EM Analysis with EMX Planar 3D Solver in Virtuoso HI Platform

In modern IC design, especially with the rise of heterogeneous integration, electromagnetic…

Pratul Nijhawan
• 6 min read
blended , blended training , featured , Virtuoso Studio , Virtuoso System Design Environment
Analog/Custom Design
Latest blogs

Virtuosity: Do Rulers Rule Your Layout Designs?

You can now use the segment mode, Auto, while creating the ruler. This feature lets…

• 2 min read
ICADVM18.1 , measurement , ruler , Layout Suite , Virtuoso Layout Suite L , Virtuoso , usability , Virtuoso Layout Suite , Custom IC , IC6.1.8 , Layout Editing

Virtuoso Meets Maxwell: Unified Libraries — Making Way For Cross-Platform Flows

Heterogeneous integration of components using different process technologies can…

• 6 min read
Technology Independent Layout Pcell , ICADVM18.1 , Unified Library , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF , Cadence SiP Layout , TILP , Custom IC Design , VMM

Virtuosity: What's New in Run Plan - Part IV

Click here to view our latest blog in the What's New in Run Plan blog series that…

• 4 min read
Virtuoso Analog Design Environment , Virtuoso , Virtuosity , Run Plan , Custom IC Design , Custom IC , IC6.1.8 , Assembler , ADE Assembler

Virtuoso Video Diary: The SKILLed Way of Using Plotting Templates

Read through this blog to know more about how to use the maeGetAllPlottingTemplates…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , maestro , plotting , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , Virtuoso , plotting templates , Virtuoso Video Diary , maestro plotting templates , Custom IC Design , SKILL APIs , IC6.1.8 , SKILL , ADE Assembler

Virtuoso IC6.1.8 ISR13 and ICADVM18.1 ISR13 Now Available

The IC6.1.8 ISR13 and ICADVM18.1 ISR13 production releases are now available for…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , EM Solver , Virtuoso Layout EXL , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso , IC Release Blog , Custom IC Design , Virtuoso Layout Suite , Custom IC , ADE Verifier , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Start Your Engines: Pointers to Speed Up a Slow Mixed-Signal Simulation

There may be times when the mixed-signal verification engineers observe a slow analog…

• 2 min read
mixed signal design , mixed-signal methodology , AMS Designer , analog behavioral models , mixed signal , wreal , real number models , SPICE , AMS Verification , vams , mixed-signal verification

Virtuosity: In the Line of Veri-Fire - Episode 4

Want to know what's new in this episode of Veri-Fire? Check it out!

• 6 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , custom/analog , Analog Coverage , Rapid Adoption Kit , Analog Simulation , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , cadenceblogs , FAQ , implementations , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification

Virtuoso Meets Maxwell: Magic! – Dynamic Voiding in Virtuoso RF Solution

While SiP Layout Option is – and continues to be – one of the most complete solutions…

• 7 min read
ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Dynamic Shapes , Dynamic Voiding , Custom IC Design

Virtuoso Meets Maxwell: How Come There is No Mention of Wirebonded ICs?

Hello and welcome to Virtuoso Meets Maxwell. If you are a regular reader you might…

• 3 min read
ICADVM18.1 , Co-Design , Virtuoso System Design Environment , Virtuoso RF , Wirebond , Electromagnetic analysis , Virtuoso , Custom IC Design , Allegro

Virtuosity: In the Line of Veri-Fire - Episode 3

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso…

• 7 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , custom/analog , Analog Coverage , ade suite , Analog Simulation , verification plan , custom IC simulation , analog , ADE , analog verification , Mixed-Signal , Virtuoso , Virtuosity , ADE Blog Series , FAQ , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification

Virtuoso Video Diary: Enhancements in Reliability Analysis

Read through this blog to know more about the enhancements made to the reliability…

• 3 min read
Stress Analysis , Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso Analog Design Environment , Virtuoso Video Diary , aging , reliability analysis , Custom IC Design , IC6.1.8 , ADE Assembler

Start Your Engines: Seamlessly Reusing Advanced Digital Testbenches in AMS UNL

The Virtuoso Advanced Testbench Reuse flow with Xcelium eases the painful process…

• 2 min read
SystemVerilog , AMS , uvm , Functional Verification , mixed signal methodology , AMS Designer , Mixed Signal Verification , Unified Netlister , SV-RNM , SVA , analog/mixed-signal , assertions , mixed signal , mixed-signal design , MDV , AMS Verification , mixed-signal verification , verification

Virtuoso Meets Maxwell: Cross-Fabric Electromagnetic Extraction - Eliminating the…

With modules coming from multiple platforms, cross-fabric EM analysis becomes an…

• 8 min read
Virtuoso ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF , Electromagnetic analysis , Virtuoso , Custom IC Design , Virtuoso Layout Suite

Virtuosity: In the Line of Veri-Fire - Episode 2

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso…

• 6 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , Analog Coverage , verification plan , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , ADE Blog Series , FAQ , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification

Virtuosity: Usability Enhancements in the Chop Command of Virtuoso Layout Suite

The Chop command in Virtuoso Layout Suite has been enhanced to improve your productivity…

• 2 min read
ICADVM18.1 , Layout Suite , Virtuoso , layout editing chop , usability , Custom IC Design , IC6.1.8

Virtuosity: In the Line of Veri-Fire - Episode 1

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso…

• 8 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , Analog Coverage , verification plan , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , ADE Blog Series , FAQ , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , custom design technology , ADE Assembler , verification

Start Your Engines: The Blog-o-Meter Check

A summary of the blogs published in the Start Your Engines blog series.

• 2 min read
CLIPS , mixed signal design , Functional Verification , AMS Designer , Unified Netlister , AMSD Flex Mode , mixed-signal verification

Virtuosity: Good News for our Japanese Readers

In this blog, I’m going to share some great news for our Japanese readers. Let's…

• 3 min read
Trunk generation , ICADVM18.1 , AMS Designer , VPR , layout XL , Virtuoso , Japanese blogs , Virtuosity , advanced nodes , ASMD Flex Mode , Virtuoso Layout Suite , Custom IC

Virtuoso IC6.1.8 ISR12 and ICADVM18.1 ISR12 Now Available

The IC6.1.8 ISR12 and ICADVM18.1 ISR12 production releases are now available for…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , EM Solver , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso , IC Release Blog , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , ADE Verifier , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Virtuoso Meets Maxwell: Full CellView EM Extraction

This blog introduces the full cellview extraction feature of the Virtuoso RF Solution…

• 7 min read
AXIEM , ICADVM18.1 , VLS EXL , EM Silimation , Virtuoso Layout EXL , Virtuoso RF Solution , Virtuoso , Custom IC Design

Start Your Engines: Using CLIPS to Generate Portable Virtuoso IP for SoC Verific…

Mixed-signal functional verification is a complex task and it takes a lot of effort…

• 3 min read
mixed signal design , mixed-signal methodology , AMS Designer , analog/mixed-signal , Virtuoso , axum , mixed signal , avum , mixed-signal verification

Virtuosity: Voltus-Fi-XL FAQ — Your Questions, Our Answers

Do you want to know the hows and whys of Voltus-Fi? Then don’t miss to get a copy…

• 2 min read
ICADVM18.1 , Voltus-Fi-XL , PGV , Electromagnetic analysis , IR drop , Custom IC Design , IC6.1.8 , EMIR

Virtuoso Meets Maxwell: Finite Element Can Add Clarity

This blog helps you explore the features that make Clarity an obvious choice when…

• 10 min read
ICADVM18.1 , VLS EXL , FEM , VRF , EM Solver , Virtuoso RF Solution , Electromagnetic analysis , Clarity 3D Solver , Finite Element Method , Custom IC Design

Virtuosity: The Latest Virtuoso ADE Usability Enhancements

Since IC6.1.8/ICADVM18.1 was released we have continued our drive to improve the…

• 9 min read
Analog Design Environment , ADE Explorer , Rapid Adoption Kit , ViVA , usability , Custom IC Design , ADE Assembler

Start Your Engines: Exporting AMS UNL IP for Reuse in the Digital Functional Verification…

What if there existed a seamless way to pass verified design blocks freely between…

• 2 min read
AMS , mixed signal design , AMS Designer , mixed signal solution , Verilog-AMS , analog , analog/mixed-signal , Virtuoso , RNM , wreal , AMS Verification , mixed-signal verification , verification

Virtuoso Meets Maxwell: Thinking Outside the Chip: Overcoming RFIC and RF Module…

' Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and…

• 2 min read
ICADVM18.1 , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Virtuoso Analog Design Environment , RF design , Custom IC Design , Custom IC

Virtuoso Meets Maxwell: How to Route a Package in Virtuoso?

Let’s explore how a package design looks like in Virtuoso, how it can handle planes…

• 5 min read
shove , ICADVM18.1 , route a package , push , Virtuoso Layout EXL , Virtuoso Meets Maxwell , route , Virtuoso RF Solution , Virtuoso RF , Layout EXL , Package Design in Virtuoso , system design , RF design , push and shove , Custom IC Design , Custom IC

Start Your Engines: The Why and How of Generating Spectre Netlists for Analog Blocks…

Read to know about generating netlist in the Spectre native format using AMS UNL…

• 3 min read
AMS Designer , Unified Netlister , analog/mixed-signal , mixed signal , AMS UNL , mixed-signal verification
Blog - Title