• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

When AI Becomes Part of Your Analog Design Workflow

If you design analog or mixed-signal circuits, each silicon generation asks you to…

Corporate
• 6 min read
Virtuoso AI Studio , featured , agentic ai , IP Catalog , analog design

Virtuoso Studio IC25.1 ISR8 Now Available

Virtuoso Studio IC25.1 ISR8 production release is now available for download.

Virtuoso Release Team
• 5 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Analog Design Migration Made Easy With Migration Cockpit

Analog IP remains one of the most valuable and difficult-to-scale assets in semiconductor…

Vinod Khera
• 5 min read
featured , analog IP , Automated test bench migration , parasitic aware optimization , Front to back Analog Migration
Analog/Custom Design
Latest blogs

Virtuoso Meets Maxwell: Help With Electromagnetic Analysis—Part I

This blog is the first one in the multi-part series that aims at providing some in…

• 5 min read
ICADVM18.1 , Virtuoso Advanced Release , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF , Layout EXL , Electromagnetic analysis , Custom IC Design , Virtuoso Layout Suite , Custom IC

Virtuosity: Automated Device Placement and Routing—Base Layer Fill Insertion

Welcome back to my next post in the Virtuoso Automated Device Placement and Routing…

• 3 min read
automatic routing , device fill , device fills , ICADVM18.1 , Virtuoso Advanced Release , Automated Device-Level Placement and Routing , Automatic Placement , Advanced Node , Virtuoso Placer , Layout EXL , Auto P&R , Virtuoso , Virtuosity , cadenceblogs , Virtuoso Placement , fills , base layer fill , Custom IC Design , Virtuoso Layout Suite

Virtuosity: Layout Reuse Flow in Modgen

Modgen now supports the Layout Reuse Flow. Read on to see how you can use this feature…

• 4 min read
Modgen On Canvas , ICADVM18.1 , MODGEN , Layout Suite , Layout , Virtuoso , Virtuosity , Layout design , Custom IC Design , modgens , Virtuoso Layout Suite , Custom IC

Virtuoso IC6.1.8 ISR6 and ICADVM18.1 ISR6 Now Available

The IC6.1.8 ISR6 and ICADVM18.1 ISR6 production releases are now available for download…

• 2 min read
Analog Design Environment , Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Automated Device-Level Placement and Routing , Automatic Placement , Interactive and Assisted Routing , IC Release Announcement blog , Virtuoso RF , Layout EXL , ADE , Mixed-Signal , Layout , Virtuoso , advanced nodes , New in EDA , Virtuoso EM Solver , Custom IC Design , Virtuoso Layout Suite , Custom IC , ADE Verifier , IC6.1.8 , ADE Assembler

Virtuoso Meets Maxwell: Add Some MAGic to Your ElectroMAGnetic Analysis

If you’ve ever seen a great magician at work, you know that their talent lies in…

• 4 min read
ICADVM18.1 , Virtuoso New Design Platform , video , Virtuoso Meets Maxwell , Virtuoso RF , Electromagnetic analysis , EM Analyis , RF design , Custom IC Design , Virtuoso Layout Suite

Virtuosity: Support for Stacked Devices in Modgen

This blog provides an overview of the support for stacked devices in Modgen. This…

• 3 min read
Modgen On Canvas , MODGEN , Module Generator , stacked devices , modgen stacks , Virtuoso , Virtuosity , Custom IC Design , modgens , Virtuoso Layout Suite , Virtuoso Layout Suite GXL

Virtuosity: Device-Level Routing for Advanced Nodes – Trunk-to-Trunk Mesh Routin…

This blog highlights the importance of trunk-to-trunk mesh routing feature for providing…

• 3 min read
trunk mesh routing , Trunk generation , Interactive Routing , Pin to Trunk , structured routing , ICADVM18.1 , Virtuoso Space-based Router , mesh routing , Layout EXL , trunk-to-trunk mesh , Layout Suite , trunk creation , Generate Trunk , mixed signal , Finish Trunk , EM Trunk Optimization , Custom IC Design , Virtuoso Layout Suite , Custom IC

Virtuosity: Automated Device Placement and Routing—Row-based Device Placement

In this blog, I will focus on the automated placement step that is powered by an…

• 3 min read
Automatic Placement , Virtuoso Placer , Auto P&R , Virtuosity , Virtuoso Placement , Custom IC Design

Spectre Xplored - The New Spectre X Simulator

New Spectre X Simulator enables large-scale simulation for complex analog, RF, and…

• 2 min read
Circuit simulation , simulation performance , ADE , Spectre Tech Tips , Virtuoso Analog Design Environment , Spectre , simulation

Virtuosity: An Introduction to Modgen

This blog provides an overview of Virtuoso Module Generator, also referred to as…

• 3 min read
EAD , Modgen On Canvas , MODGEN , automation , Automatic Placement , module generation , Module Generator , Layout , Custom IC Design , modgens , Virtuoso Layout Suite , Virtuoso Layout Suite XL

SPECTRE 19.1 Release Now Available

The SPECTRE 19.1 production release is now available for download.

• 1 min read
Dynamic Checks , Spectre Fault Analysis , SPECTRE 19.1 , Spectre X Simulator

Virtuoso Meets Maxwell: Here's All You Must Know to Create a TILP

Did you get a chance to look at the outstanding posts about Technology Independent…

• 3 min read
ICADVM18.1 , Virtuoso New Design Platform , video , Virtuoso Meets Maxwell , Virtuoso RF , RF design , TILP , Custom IC Design , Virtuoso Layout Suite , technology

Virtuosity: Automated Device Placement and Routing - Grid Generation

This blog, the third one in the Automated Device-Level Placement and Routing series…

• 2 min read
ICADVM18.1 , Automated Device-Level Placement and Routing , VPR , Automatic Placement , Advanced Node , Virtuoso Placer , Layout EXL , APR , Auto P&R , Virtuoso , Virtuosity , Virtuoso Placement , Custom IC

Virtuoso Video Diary: Stimuli with Variable Sweeps Videos and Rapid Adoption Kit

You're probably thinking, "wasn't there a recent blog on the new Stimuli Assignment…

• 1 min read
ADE Explorer , stimuli form , stimuli , Virtuoso Analog Design Environment , ViVA , Virtuosity , Virtuoso Video Diary , ADE Blog Series , Custom IC Design , ADE Assembler , Stimuli Assignment form

Virtuosity: Automated Device Placement and Routing - Identifying Device Groups and…

This blog highlights the importance of identifying device groups and topologies in…

• 2 min read
ICADVM18.1 , Automated Device-Level Placement and Routing , VPR , Automatic Placement , Advanced Node , Virtuoso Placer , Layout EXL , APR , Auto P&R , Virtuoso , Virtuosity , Virtuoso Placement , Custom IC Design

Virtuoso IC6.1.8 ISR5 and ICADVM18.1 ISR5 Now Available

The IC6.1.8 ISR5 and ICADVM18.1 ISR5 production releases are now available for download…

• 2 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Automated Device-Level Placement and Routing , Automatic Placement , Interactive and Assisted Routing , Virtuoso RF , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8 , ADE Assembler

Spectre Tech Tips: Spectre Local Options

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 7 min read
highvoltage , spectre aps , scale , skip , Spectre , reltol , scoped options , vrefgnd

Virtuosity: bindStrict or Not in Virtuoso in the Times of Chandrayaan 2

Really, can Virtuoso bind strict? And what does that mean? Read along to find out…

• 2 min read
Update Binding , ICADVM18.1 , Layout XL Environment Variables , cdsenv , Virtuoso , Check Against Source , bindStrict , Custom IC Design , Update Components And Nets , Binder , IC6.1.8 , Virtuoso Layout Suite XL , binding

Tales from DAC: MediaTek's Experience with Spectre X Simulator

MediaTek recently gave the new Spectre X Simulator a try, and they talked about their…

• 1 min read
Cadence Theater , DAC 2019 , mediatek , spectre x

Virtuoso Meets Maxwell: Export the Die? What Am I Exporting? To Where?

Here I come back with another episode of TILP of the Virtuoso Meets Maxwell series…

• 4 min read
ICADVM18.1 , die export , Virtuoso Meets Maxwell , Virtuoso RF , die , Layout , Multitech , TILP , Custom IC Design , Virtuoso Layout Suite

Virtuosity: Introducing Automated Device Placement and Routing in Virtuoso

This blog provides an overview of the fully automated device-level placement and…

• 3 min read
ICADVM18.1 , Automated Device-Level Placement and Routing , VPR , Automatic Placement , Advanced Node , Layout EXL , APR , Auto P&R , Virtuoso , Virtuosity , Virtuoso Placement , Custom IC Design

Tales from DAC: The New Spectre Simulator Is Here!

If you’re doing circuit simulation anywhere in the world, you’re probably already…

• 2 min read
Functional Verification , DAC 2019 , Spectre , spectre x

Virtuoso Meets Maxwell: Learn Your Moves – We’re Doing an Edit-in-Concert

This blog showcases the Edit-in-Concert technology available in the Cadence Virtuoso…

• 4 min read
Edit-in-Concert , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Virtuoso , Custom IC Design

Virtuosity: Device-Level Routing for Advanced Nodes – Using Generate Trunks

The Trunk Generation feature is the founding piece that offers incremental productivity…

• 2 min read
Trunk generation , Interactive Routing , Pin to Trunk , ICADVM18.1 , Virtuoso Space-based Router , Layout EXL , Layout Suite , trunk creation , Virtuoso , Generate Trunk , EM Trunk Optimization , Custom IC Design , space based router , Virtuoso Layout Suite , Custom IC

Virtuoso Meets Maxwell: TILP! What’s a TILP?

I have been breathing IC layout design for the last 38 years! Proliferating new Cadence…

• 4 min read
PCells , Virtuoso Meets Maxwell , Virtuoso RF , Independent , Solution , Multitech , TILP , Custom IC Design , Virtuoso Layout Suite , technology

Spectre Tech Tips: Spectre APS Save Overview - Part 2

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 6 min read
save statement , spectre aps , device terminal naming , subcktiprobes , device terminal calculation , ports , filter , time_window , exclude , depth , useprobes , subcktprobelvl , useterms , subckt , subcircuit terminal current calculation

Virtuoso Meets Maxwell: Virtuoso RF Solution - Revolution Begins with a Common Goal…

I am traveling home from the heart of the revolutionary Boston, Massachusetts, where…

• 4 min read
SiP , VRF , Spectre RF , Virtuoso Meets Maxwell , Virtuoso RF , Virtuoso , System Design Environment , RF design , Custom IC Design , Custom IC , Allegro

Virtuoso IC6.1.8 ISR4 and ICADVM18.1 ISR4 Now Available

The IC6.1.8 ISR4 and ICADVM18.1 ISR4 production releases are now available for download…

• 4 min read
ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , Interactive and Assisted Routing , Virtuoso RF , ADE , Virtuoso Analog Design Environment , Layout , Virtuoso , cadenceblogs , IC Release Blog , New in EDA , Custom IC Design , Virtuoso Layout Suite , Custom IC , IC6.1.8
Blog - Title