• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel

Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Virtuoso Studio IC23.1 ISR16 Now Available

Virtuoso Studio IC23.1 ISR16 production release is now available for download.

Virtuoso Release Team
• 2 min read
IC 23.1 , featured , Virtuoso Studio , IC Release , Virtuoso

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
Analog/Custom Design

Latest blogs

Start Your Engines: Seamlessly Reusing Advanced Digital Testbenches in AMS UNL

The Virtuoso Advanced Testbench Reuse flow with Xcelium eases the painful process…

• 2 min read
SystemVerilog , AMS , uvm , Functional Verification , mixed signal methodology , AMS Designer , Mixed Signal Verification , Unified Netlister , SV-RNM , SVA , analog/mixed-signal , assertions , mixed signal , mixed-signal design , MDV , AMS Verification , mixed-signal verification , verification

Virtuoso Meets Maxwell: Cross-Fabric Electromagnetic Extraction - Eliminating the…

With modules coming from multiple platforms, cross-fabric EM analysis becomes an…

• 8 min read
Virtuoso ICADVM18.1 , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF , Electromagnetic analysis , Virtuoso , Custom IC Design , Virtuoso Layout Suite

Virtuosity: In the Line of Veri-Fire - Episode 2

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso…

• 6 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , Analog Coverage , verification plan , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , ADE Blog Series , FAQ , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification

Virtuosity: Usability Enhancements in the Chop Command of Virtuoso Layout Suite

The Chop command in Virtuoso Layout Suite has been enhanced to improve your productivity…

• 2 min read
ICADVM18.1 , Layout Suite , Virtuoso , layout editing chop , usability , Custom IC Design , IC6.1.8

Virtuosity: In the Line of Veri-Fire - Episode 1

Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso…

• 8 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , Analog Coverage , verification plan , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , ADE Blog Series , FAQ , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , custom design technology , ADE Assembler , verification

Start Your Engines: The Blog-o-Meter Check

A summary of the blogs published in the Start Your Engines blog series.

• 2 min read
CLIPS , mixed signal design , Functional Verification , AMS Designer , Unified Netlister , AMSD Flex Mode , mixed-signal verification

Virtuosity: Good News for our Japanese Readers

In this blog, I’m going to share some great news for our Japanese readers. Let's…

• 3 min read
Trunk generation , ICADVM18.1 , AMS Designer , VPR , layout XL , Virtuoso , Japanese blogs , Virtuosity , advanced nodes , ASMD Flex Mode , Virtuoso Layout Suite , Custom IC

Virtuoso IC6.1.8 ISR12 and ICADVM18.1 ISR12 Now Available

The IC6.1.8 ISR12 and ICADVM18.1 ISR12 production releases are now available for…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , EM Solver , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso , IC Release Blog , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , ADE Verifier , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Virtuoso Meets Maxwell: Full CellView EM Extraction

This blog introduces the full cellview extraction feature of the Virtuoso RF Solution…

• 7 min read
AXIEM , ICADVM18.1 , VLS EXL , EM Silimation , Virtuoso Layout EXL , Virtuoso RF Solution , Virtuoso , Custom IC Design

Start Your Engines: Using CLIPS to Generate Portable Virtuoso IP for SoC Verific…

Mixed-signal functional verification is a complex task and it takes a lot of effort…

• 3 min read
mixed signal design , mixed-signal methodology , AMS Designer , analog/mixed-signal , Virtuoso , axum , mixed signal , avum , mixed-signal verification

Virtuosity: Voltus-Fi-XL FAQ — Your Questions, Our Answers

Do you want to know the hows and whys of Voltus-Fi? Then don’t miss to get a copy…

• 2 min read
ICADVM18.1 , Voltus-Fi-XL , PGV , Electromagnetic analysis , IR drop , Custom IC Design , IC6.1.8 , EMIR

Virtuoso Meets Maxwell: Finite Element Can Add Clarity

This blog helps you explore the features that make Clarity an obvious choice when…

• 10 min read
ICADVM18.1 , VLS EXL , FEM , VRF , EM Solver , Virtuoso RF Solution , Electromagnetic analysis , Clarity 3D Solver , Finite Element Method , Custom IC Design

Virtuosity: The Latest Virtuoso ADE Usability Enhancements

Since IC6.1.8/ICADVM18.1 was released we have continued our drive to improve the…

• 9 min read
Analog Design Environment , ADE Explorer , Rapid Adoption Kit , ViVA , usability , Custom IC Design , ADE Assembler

Start Your Engines: Exporting AMS UNL IP for Reuse in the Digital Functional Verification…

What if there existed a seamless way to pass verified design blocks freely between…

• 2 min read
AMS , mixed signal design , AMS Designer , mixed signal solution , Verilog-AMS , analog , analog/mixed-signal , Virtuoso , RNM , wreal , AMS Verification , mixed-signal verification , verification

Virtuoso Meets Maxwell: Thinking Outside the Chip: Overcoming RFIC and RF Module…

' Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and…

• 2 min read
ICADVM18.1 , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Virtuoso Analog Design Environment , RF design , Custom IC Design , Custom IC

Virtuoso Meets Maxwell: How to Route a Package in Virtuoso?

Let’s explore how a package design looks like in Virtuoso, how it can handle planes…

• 5 min read
shove , ICADVM18.1 , route a package , push , Virtuoso Layout EXL , Virtuoso Meets Maxwell , route , Virtuoso RF Solution , Virtuoso RF , Layout EXL , Package Design in Virtuoso , system design , RF design , push and shove , Custom IC Design , Custom IC

Start Your Engines: The Why and How of Generating Spectre Netlists for Analog Blocks…

Read to know about generating netlist in the Spectre native format using AMS UNL…

• 3 min read
AMS Designer , Unified Netlister , analog/mixed-signal , mixed signal , AMS UNL , mixed-signal verification

Virtuosity: Rewind and Replay the Top 10 Cadence Virtuosity and Virtuoso Video Diary…

With new content being posted nearly every week under Custom IC Design Blogs, there…

• 3 min read
Analog Design Environment , Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso Space-based Router , MODGEN , Auto Place and Route , System Design Platform , APR , Layout , Virtuoso , Virtuosity , Virtuoso Layout Suite , Custom IC , simulation , IC6.1.8 , ADE Assembler , MTS

Virtuoso IC6.1.8 ISR11 and ICADVM18.1 ISR11 Now Available

The IC6.1.8 ISR11 and ICADVM18.1 ISR11 production releases are now available for…

• 3 min read
Cadence blogs , ICADVM18.1 , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , Virtuoso , IC Release Blog , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Virtuoso Meets Maxwell: Help with Electromagnetic Analysis - Part VI

This is the last blog in the miniseries that aims at providing in-depth details of…

• 4 min read
EM Analysis , AXIEM , ICADVM18.1 , awr , Virtuoso RF , Electromagnetic analysis , 3D EM simulation , AWR AXIEM , Custom IC Design , Virtuoso Layout Suite

Start Your Engines: AMSD Flex – Your Instant Access to Latest Spectre Features!

This blog talks about how to enable the AMS Designer flex mode.

• 3 min read
mixed signal design , AMS Designer , AMSD , AMSD Flex Mode , mixed-signal verification

Virtuosity: Can You Build Lego Masterpieces with All Blocks of One Size?

The way you need blocks of different sizes and styles to build great Lego masterpieces…

• 2 min read
ICADVM18.1 , cadence , WSP , Advanced Node , Local regions , Layout Suite , width spacing patterns , Layout , Virtuoso , Virtuosity , usability , Custom IC , ux , WSSPDef

Virtuoso Meets Maxwell: Die Export Gets a Facelift

Hello everyone, today I’d like to talk to you about the recent enhancements to Die…

• 9 min read
ICADVM18.1 , die export , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Wirebond , Virtuoso , System Design Environment , shape-based die , RF design , Custom IC Design , SKILL

Start Your Engines: AMSD Flex—Take your Pick!

Introduction to AMSD Flex mode and its benefits.

• 2 min read
mixed signal design , AMS Designer , AMSD , AMSD Flex Mode , mixed-signal verification

Virtuosity: Concurrently Editing a Hierarchical Cellview

This blog discusses key features of concurrently editing a hierarchical cellview…

• 2 min read
concurrent edit hierarchical subcell , concurrent layout editing , ICADVM18.1 , concurrent editing , CLE , concurrent hierarchical editing , Custom IC Design , Virtuoso Layout Suite , Custom IC , Layout Editing

Virtuoso Meets Maxwell: Keeping Things Simple in the Virtuoso RF Solution

We have all heard the sayings “Less is more” and “Keep it simple”. Electromagnetic…

• 5 min read
EM Analysis , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , RF design , Custom IC Design , Virtuoso Layout Suite

Virtuoso Meets Maxwell: What About My Die That Has No Bumps, Only Pad Shapes? How…

If you have one of those Die layouts, which doesn’t have bumps, but rather uses pad…

• 6 min read
ICADVM18.1 , die export , VRF , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso RF , Package Design in Virtuoso , die , System Design Environment , shape-based die , RF design , shape , Custom IC , VMM

Virtuosity: Are Your Layout Design Mansions Correct-by-Construction?

Do you want to create designs that are correct by construction? Read along this blog…

• 3 min read
ICADVM18.1 , Advanced Node , Layout Suite , width spacing patterns , Layout , Virtuoso , Virtuosity , usability , Custom IC Design , ux
Blog - Title