• Discussion

  Size of micro via for power Locked

  13976 views
  2 replies
  Latest over 15 years ago
  by C Shiva
• Discussion

  Plotting from Cadence composer Locked

  18238 views
  6 replies
  Latest over 15 years ago
  by archive
• Discussion

  Cadence Virtuoso LVS Error Locked

  17114 views
  5 replies
  Latest over 15 years ago
  by tkhan
• Discussion

  memory LEC Locked

  14299 views
  2 replies
  Latest over 15 years ago
  by WorldMaker
• Discussion

  OrCAD PCB Designer Placing Components Offscreen Locked

  13608 views
  4 replies
  Latest over 15 years ago
  by Robert Finley
• Discussion

  Using spectre netlist as input to ASSURA Locked

  16013 views
  6 replies
  Latest over 15 years ago
  by yoyega
• Discussion

  [Cadence Virtuoso] matching schematic transistors with interdigitated layout counterparts Locked

  17492 views
  4 replies
  Latest over 15 years ago
  by calbear2009
• Discussion

  how to speed up transient analysis? Locked

  17718 views
  1 reply
  Latest over 15 years ago
  by Quek
• Discussion

  Constraint Manager resetting my Ground Ring shape void Locked

  12661 views
  0 replies
  Started over 15 years ago
  by kanonfodder
• Discussion

  Design HDL [Concept] page reset/renumbering Locked

  3210 views
  2 replies
  Latest over 15 years ago
  by Jerry GenPart
• Discussion

  A SPWM problem about my simulation in PSPICE Locked

  13668 views
  2 replies
  Latest over 15 years ago
  by xiaoyao0424
• Discussion

  skill to zoom in and out only with mouse

  17684 views
  5 replies
  Latest over 15 years ago
  by tomoo
• Discussion

  polygon to rectangles Locked

  17259 views
  3 replies
  Latest over 15 years ago
  by DaveDesigner
• Discussion

  Disappearing geometry Locked

  13929 views
  2 replies
  Latest over 15 years ago
  by Dean1138
• Discussion

  using ncverilog with synthesized ".vo" files from altera Locked

  2107 views
  5 replies
  Latest over 15 years ago
  by sbeling