• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 70 Points
    • 3
      ST202606301857
      ST202606301857 50 Points
    • 4
      EnthuEDA
      EnthuEDA 41 Points
    • 5
      oAwad
      oAwad 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,889 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    STEP Export not working

    Category: PCB Design

    By mmatiasko

    •

    updated over 6 years ago by Shaheel

    5 replies • 21623 views
  • Discussion

    Orcad 16.6: test point on a THT pin

    Category: PCB Design

    By Leotordo

    •

    started over 6 years ago

    0 replies • 13915 views
  • Discussion

    SKILL script which reports missing via between two metal layers of the same net

    Category: Custom IC SKILL

    By mantang

    •

    started over 6 years ago

    0 replies • 15021 views
  • Discussion

    Import .mod file

    Category: Custom IC Design

    By nicola91it

    •

    started over 6 years ago

    0 replies • 15800 views
  • Discussion

    What properties should have a test point defined in Concept HDL Design Entry to be considered as PROBE in allegro?

    Category: PCB Design

    By Rob A

    •

    started over 6 years ago

    0 replies • 13961 views
  • Discussion

    Usage of int and max functions while passing variables from parent schematic to lower levels

    Category: Custom IC Design

    By kalikrishna

    •

    updated over 6 years ago by Andrew Beckett

    3 replies • 15980 views
  • Discussion

    Allegro to Solidworks .IDX transfer

    Category: PCB Design

    By WAB1

    •

    updated over 6 years ago by WAB1

    3 replies • 19121 views
  • Discussion

    Send SetAddress from VIP Host to VIP device via usb 2.0 4-port hub (du

    Category: Verification IP

    By gulyaev

    •

    updated over 6 years ago by gulyaev

    1 replies • 10218 views
  • Discussion

    Genus doesn't like statetable that looks OK?

    Category: Digital Implementation

    By KevinK78

    •

    started over 6 years ago

    0 replies • 1288 views
  • Discussion

    problems opening STEP file in solidworks

    Category: PCB Design

    By padmaster

    •

    updated over 6 years ago by CadAce2K

    19 replies • 39713 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information